
ISL70040SEH

Total Dose Test

TR060
Rev.0.00
Jan 15, 2018

Introduction

This report documents the results of low and high dose rate total dose testing and subsequent high temperature biased annealing of the ISL70040SEH GaN FET driver. The tests were conducted to provide an assessment of the total dose hardness of the part and to provide an estimate of dose rate, bias, or anneal sensitivity. Parts were irradiated under bias and with all pins grounded at low and at high dose rate. The ISL70040SEH is rated at 100krad(Si) at high dose rate (50-300rad(Si)/s) and at 75krad(Si) at low dose rate (0.01rad(Si)/s) and is acceptance tested on a wafer-by-wafer basis to its SMD limits.

Product Description

The ISL70040SEH is a low side driver designed to drive enhancement mode gallium nitride (eGaN) power FET devices. The part operates over a supply voltage range from 4.5V to 13.2V and offers both inverting (INB) and non-inverting (IN) inputs to satisfy requirements for inverting and non-inverting gate drive with a single device. The ISL70040SEH supplies 4.5V gate drive voltage (V_{DRV}) that is generated using an internal regulator, which prevents the driven device's gate voltage exceeding its maximum gate-source rating. The gate drive voltage also features Undervoltage Lockout (UVLO) protection that ignores the inputs (IN/INB) and keeps OUTL turned on to ensure the GaN FET is in an OFF state whenever V_{DRV} is below the UVLO threshold. The inputs of the ISL70040SEH can withstand voltages up to 14.7V. The split outputs of the ISL70040SEH offer the flexibility to adjust the turn-on and turn-off speed independently by adding impedance in the turn-on and turn-off paths.

The ISL70040SEH operates across the -55°C to +125°C temperature range and is offered in an 8 Ld hermetically sealed ceramic Surface Mount Device (SMD) package or in die form. The part is implemented in the Renesas P6 power management and mixed signal process, a junction-isolated 5V BiCMOS flow with added high voltage DMOS devices. The fabrication process is QML certified and is in volume commercial production.

Related Literature

- MIL-STD-883 Test Method 1019
- For a full list of related documents, visit our website
 - [ISL70040SEH](#) product page

1. Test Description

1.1 Irradiation Facilities

High dose rate testing was performed at 187rad(Si)/s using a Gammacell 220 gamma ray irradiator located in the Palm Bay, Florida facility. Low dose rate testing was performed at 0.01rad(Si)/s using the Palm Bay Hopewell Designs N40 panoramic gamma ray irradiator. Biased irradiation and annealing were performed on all samples following irradiation, using the Appendix bias configuration at +100°C for 168 hours in a small temperature chamber.

1.2 Test Fixturing

[“Appendix” on page 15](#) shows the configuration used for biased irradiation at both dose rates.

1.3 Characterization Equipment and Procedures

All electrical testing was performed at room temperature outside the irradiator, using production Automated Test Equipment (ATE) with datalogging to SMD 5962-17233 limits at each downpoint.

1.4 Experimental Matrix

Irradiation was performed in accordance with the guidelines of MIL-STD-883 Test Method 1019. The experimental matrix consisted of 12 samples irradiated at low dose rate under bias, 12 samples irradiated at low dose rate with all pins grounded, 12 samples irradiated at high dose rate under bias, and 12 samples irradiated at high dose rate with all pins grounded. Three control units were used.

The ISL70040SEH samples were drawn from wafer lot 5VAFB. All samples were packaged in the hermetic 6mm x 6mm 8 Ld surface mount package (package code J8.A). Samples were processed through the standard burn-in cycle before irradiation.

1.5 Downpoints

Downpoints for the low dose rate tests were 0, 10, 30, 50, and 75krad(Si). Downpoints for the high dose rate tests were 0, 30, 50, 100, and 150krad(Si). All irradiations were followed by a high temperature biased anneal at +100°C.

2. Test Results

2.1 Attributes Data

Part	Dose Rate, rad(Si)/s	Bias	Sample Size	Downpoint	Pass (Note 1)	Fail
ISL70040SEH	0.01	Appendix	12	Pre-irradiation	12	0
				10krad(Si)	12	0
				30krad(Si)	12	0
				50krad(Si)	12	0
				75krad(Si)	12	0
				Anneal	12	0
ISL70040SEH	0.01	Grounded	12	Pre-irradiation	12	
				10krad(Si)	12	0
				30krad(Si)	12	0
				50krad(Si)	12	0
				75krad(Si)	12	0
				Anneal	12	0
ISL70040SEH	187	Appendix	12	Pre-irradiation	12	
				30krad(Si)	12	0
				50krad(Si)	12	0
				100krad(Si)	12	0
				150krad(Si)	12	0
				Anneal	12	0
ISL70040SEH	187	Grounded	12	Pre-irradiation	12	
				30krad(Si)	12	0
				50krad(Si)	12	0
				100krad(Si)	12	0
				150krad(Si)	12	0
				Anneal	12	0

Note:

1. 'Pass' indicates a sample that passes all pre- and post-irradiation SMD limits.

2.2 Critical Parameter Listing

[Table 1](#) lists 17 critical parameters that are considered indicative of part performance. These parameters are discussed in detail below, including the SMD parameter names for clarity, and are plotted in [Figures 1](#) through [17](#). All parametric limits are in accordance the ISL70040SEH SMD pre- and post-irradiation limits, which are identical.

Table 1. Critical Parameters

Figure	Parameter	Limit, Low	Limit, High	Units	Notes
1	Quiescent power supply current	-	2.5	mA	4.5V supply
		-	2.5	mA	13.2V supply
2	Operating supply current	-	13.0	mA	4.5V supply, 500kHz
		-	15.0	mA	13.2V supply, 500kHz

Table 1. Critical Parameters

Figure	Parameter	Limit, Low	Limit, High	Units	Notes
3	Output voltage	4.29	-	V	4.5V supply
		4.34	4.71	V	13.2V supply
4	Input HIGH level threshold	-	2.0	V	4.5V supply
		-	2.0	V	13.2V supply
5	Input LOW level threshold	1.0	-	V	4.5V supply
		1.0	-	V	13.2V supply
6	Input B HIGH level threshold	-	2.0	V	4.5V supply
		-	2.0	V	13.2V supply
7	Input B LOW level threshold	1.0	-	V	4.5V supply
		1.0	-	V	13.2V supply
8	Output rise time	21	90	ns	CL = 10,000pF
9	Output fall time	16	50	ns	CL = 10,000pF
10	Input to output turn-on propagation delay	15	65	ns	CL = 1,000pF
11	Input to output turn-off propagation delay	15	65	ns	CL = 1,000pF
12	Input B to output turn-on propagation delay	15	65	ns	CL = 1,000pF
13	Input B to output turn-off propagation delay	15	65	ns	CL = 1,000pF
14	Input to output propagation delay match	-8	8	ns	
15	Input B to output propagation delay match	-8	8	ns	
16	Driver output resistance	-	3.2	Ω	IOUTH = 45mA
17	Driver output resistance	-	1.0	Ω	OOUTH = V_{DRV} , IOUHL = -45mA
		-	3.0	Ω	OOUTH = OOUTL, IOUHL = -45mA

[Figure 1](#) plots the quiescent power supply current (I_{DDQ}) for the 4.5V supply and 13.2V supply cases.

[Figure 2](#) plots the operating power supply current (I_{DDO}) for the 4.5V supply and 13.2V supply cases.

[Figure 3](#) plots the output voltage (V_{DRV}) for the 4.5V supply and 13.2V supply cases.

[Figures 4](#) and [5](#) plot the input HIGH and LOW (V_{IH} and V_{IL}) logic threshold voltages for the 4.5V supply and 13.2V supply cases.

[Figures 6](#) and [7](#) plot the input B HIGH and LOW (V_{IH} and V_{IL}) logic threshold voltages for the 4.5V supply and 13.2V supply cases.

[Figures 8](#) and [9](#) plot the 10% to 90% output rise and fall time (t_{RISE} and t_{FALL}) with a 10nF load capacitance.

[Figures 10](#) and [11](#) plot the input to output turn-on and turn-off propagation delays (t_{DON} and t_{DOFF}).

[Figures 12](#) and [13](#) plot the input B to output turn-on and turn-off propagation delays (t_{DON} and t_{DOFF}).

[Figure 14](#) plots the input to output turn-on and turn-off propagation delay match (t_{DM}).

[Figure 15](#) plots the input B to output turn-on and turn-off propagation delay match (t_{DM}).

[Figure 16](#) plots the driver output resistance (r_{ONP}) with the HIGH output current at 45mA.

[Figure 17](#) plots the driver output resistance (r_{ONN}) with the HIGH output at V_{DRV} and the HIGH output at the LOW output cases, both with the LOW output current at -45mA.

2.3 Critical Parameter Variables Data

The plots in [Figures 1](#) through [17](#) show the TID response of the critical parameters outlined in [“Critical Parameter Listing”](#) on [page 3](#). The figures plot the average only because the data was tightly grouped.




Figure 1. ISL70040SEH quiescent power supply current (I_{DDQ}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal; the LDR anneal was performed after 75krad(Si) at low dose rate while the HDR anneal was performed after 150krad(Si) at high dose rate. The sample size of all cells was 12. The SMD limit is 2.5mA maximum (4.5V supply and 13.2V supply).




Figure 2. ISL70040SEH operating (500kHz) power supply current (I_{DDQ}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 13mA maximum (4.5V supply) and 15mA maximum (13.2V supply).




Figure 3. ISL70040SEH output voltage (V_{DRV}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 4.29V minimum (4.5V supply) and 4.34V to 4.71V (13.2V supply).




Figure 4. ISL70040SEH input HIGH level threshold (V_{IH}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limit is 2.0V maximum (4.5V supply and 13.2V supply).




Figure 5. ISL70040SEH input LOW level threshold (V_{IL}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 1.0V minimum (4.5V supply and 13.2V supply).




Figure 6. ISL70040SEH input B HIGH level threshold (V_{IH}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limit is 2.0V maximum (4.5V supply and 13.2V supply).




Figure 7. ISL70040SEH input B LOW level threshold (V_{IL}), 4.5V and 13.2 V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limit is 1.0V minimum (4.5V supply and 13.2V supply).




Figure 8. ISL70040SEH rise time (t_{RISE}) as a function of total dose irradiation at low and at high dose rate, 10nF load capacitance, for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 21ns to 90ns.




Figure 9. ISL70040SEH fall time (t_{FALL}) as a function of total dose irradiation at low and at high dose rate, 10nF load capacitance, for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 16ns to 50ns.




Figure 10. ISL70040SEH input to output turn-on propagation delay (t_{DON}), 4.5V and 13.2V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 15ns to 65ns.




Figure 11. ISL70040SEH input to output turn-off propagation delay (t_{DOFF}), 4.5V and 13.2V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 15ns to 65ns.




Figure 12. ISL70040SEH input B to output turn-on propagation delay (t_{DON}), 4.5V and 13.2V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 15ns to 65ns.




Figure 13. ISL70040SEH input B to output turn-off propagation delay (t_{DOFF}), 4.5V and 13.2V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 15ns to 65ns.




Figure 14. ISL70040SEH input to output propagation delay match (t_{DM}), 4.5V and 13.2V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are -8ns to 8ns.




Figure 15. ISL70040SEH input B to output propagation delay match (t_{DM}), 4.5V and 13.2V supply, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are -8ns to 8ns.




Figure 16. ISL70040SEH driver output resistance (r_{ONP}), output HIGH current 45mA, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limit is 3.2Ω maximum.




Figure 17. ISL70040SEH driver output resistance (r_{ONN}), output LOW current -45mA, HIGH output at V_{DRV} and at OUTL cases, as a function of total dose irradiation at low and at high dose rate for the biased (per Appendix) and unbiased (all pins grounded) cases, plotting the average. The low dose rate was 0.01rad(Si)/s and the high dose rate was 187rad(Si)/s. The irradiations were followed by a +100°C 168-hour biased anneal. The sample size of all cells was 12. The SMD limits are 1.0Ω maximum (OUTH = V_{DRV}) and 3.0Ω (OUTH = OUTL).

3. Discussion and Conclusion

The results of a low and high dose rate biased and grounded total dose test of the ISL70040SEH radiation tolerant low side GaN FET driver were reported. All irradiations were followed by a 168-hour anneal at +100°C under bias. [“Attributes Data” on page 3](#) summarizes the attributes data for the test. [“Critical Parameter Listing” on page 3](#) summarizes the 17 critical parameters for the part. Finally, [“Critical Parameter Variables Data” on page 5](#) provides the plots of the total dose and anneal response for these critical parameters.

All parameters remained well within the SMD limits at all downpoints and showed no differences in total dose response between low and high dose rate or between biased and unbiased irradiation. This leads to the conclusion that the part is not dose rate or bias sensitive.

4. Appendix




Figure 18. ISL70040SEH Irradiation and Anneal Bias Configuration

5. Revision History

Rev.	Date	Description
0.00	Jan 15, 2018	Initial release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.