

Renesas Synergy™ Platform

R01AN3042EU0092

Rev.0.92

# Migrating S7G2 MCUs Early Application Projects

Nov 18, 2016

## Introduction

This Application Note describes various options for migrating projects created in the development environment for S7G2 Early Samples to the development environment for S7G2 Mass Production devices.

Please note that as the complexity of the project to be migrated increases, the migration success rate will decrease. In addition, the more components of the S7G2 Early Sample development environment being migrated to the Mass Production development environment, the more difficult the migration process will be.

If you are having trouble migrating your project, it is suggested to re-create your project in the development environment for Mass Production devices by creating a new project and bringing in your application-specific code.

## Target Devices

R7F5A00Z03CBG: S7G2 224-pin BGA Early Sample

R7FS7G27H2A01CBD: S7G2 224-pin BGA Mass Production device

Note: If you are using a different S7G2 device (e.g. the S7G2 176-pin LQFP device, part number R7FS7G27H2A01CFC), you can still follow this Application Note. Substitute references to part number R7FS7G27H2A01CBD in this document for the part number of the device you're using.

## Intended Audience

The intended audience for this Application Note are developers who have created projects in the Renesas Synergy Development Environment supporting S7G2 Early Samples and would like to migrate those projects to the Renesas Synergy Development Environment supporting S7G2 Mass Production devices. It is also intended for developers who want to continue using their existing Synergy Development Environment supporting S7G2 Early Samples but upgrade the SSP to Revision v1.0.0 or later.

## Contents

<b>1. S7G2 Development Environments .....</b>	<b>4</b>
1.1 S7G2 Early Sample Development Environment .....	4
1.2 S7G2 Mass Production Development Environment .....	4
<b>2. Migration Option Overview .....</b>	<b>5</b>
<b>3. Migration Option 1: Migrate to e<sup>2</sup> studio v4.2.0.012, but keep using SSP v0.91.0x and S7G2 Early Sample boards .....</b>	<b>5</b>
3.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment .....	5
3.2 Step 2: Install the S7G2 Mass Production Software Development Environment.....	5
3.3 Step 3: Switch the S7G2 224-pin BGA Pin Configurator in the Mass Production Environment to support S7G2 Early Samples .....	6
3.4 Step 4: Transfer SSP v0.91.0x into e <sup>2</sup> studio v4.2.0.012.....	6
3.5 Step 5: Import your project into the S7G2 Mass Production Software Development Environment .....	6
3.6 Step 6: Open the project in the Synergy Project Editor.....	7
3.7 Step 7: Verify the Threads tab .....	8
3.8 Step 8: Check ICU settings .....	9
3.9 Step 9: Point your project to a valid Synergy License file.....	9
3.10 Step 10: Build your project in e <sup>2</sup> studio v4.2.0.012 .....	9
3.11 Step 11: Download and run your project.....	9
<b>4. Migration Option 2: Migrate to SSP v1.0.0 and e<sup>2</sup> studio v4.2.0.012, but keep using S7G2 Early Sample boards .....</b>	<b>10</b>
4.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment .....	10
4.2 Step 2: Install the S7G2 Mass Production Software Development Environment.....	10
4.3 Step 3: Switch the S7G2 224-pin BGA Pin Configurator in the Mass Production Environment to support S7G2 Early Samples .....	10
4.4 Step 4: Import your project into the S7G2 Mass Production Software Development Environment .....	10
4.5 Step 5: Open the project in the Synergy Project Editor.....	11
4.6 Step 6: Verify / Update the Threads tab.....	12
4.7 Step 7: Enable FPU support.....	13
4.8 Step 8: Check ICU settings .....	14
4.9 Step 9: Point your project to a valid Synergy License file.....	14
4.10 Step 10: Build your project in e <sup>2</sup> studio v4.2.0.012 .....	14
4.11 Step 11: Download and run your project.....	14
<b>5. Migration Option 3: Migrate to e<sup>2</sup> studio v4.2.0.012 and Mass Production boards, but keep using SSP v0.91.0x.....</b>	<b>15</b>
5.1 Step 1: Export your project from the S7G2 Early Sample Software Development	

Environment .....	15
5.2 Step 2: Install the S7G2 Mass Production Software Development Environment.....	15
5.3 Step 3: Transfer SSP v0.91.0x into e <sup>2</sup> studio v4.2.0.012.....	16
5.4 Step 4: Import your project into the S7G2 Mass Production Software Development Environment .....	16
5.5 Step 5: Open the project in the Synergy Project Editor.....	17
5.6 Step 6: Update the Pin Configuration file.....	18
5.7 Step 7: Verify the Threads tab .....	20
5.8 Step 8: Updating the Panel Clock Ratio.....	21
5.9 Step 9: Check ICU settings .....	21
5.10 Step 10: Point your project to a valid Synergy License file.....	21
5.11 Step 11: Build your project in e <sup>2</sup> studio v4.2.0.012 .....	21
5.12 Step 12: Download and run your project.....	21
<b>6. Migration Option 4: Migrate to SSP v1.0.0, e<sup>2</sup> studio v4.2.0.012, and Mass Production boards .....</b>	<b>21</b>
6.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment .....	22
6.2 Step 2: Install the S7G2 Mass Production Software Development Environment.....	22
6.3 Step 3: Import your project into the S7G2 Mass Production Software Development Environment .....	22
6.4 Step 4: Open the project in the Synergy Project Editor.....	23
6.5 Step 5: Update the Pin Configuration file.....	24
6.6 Step 6: Verify / Update the Threads tab.....	26
6.7 Step 7: Enable FPU support.....	27
6.8 Step 8: Updating the Panel Clock Ratio.....	28
6.9 Step 9: Check ICU settings .....	28
6.10 Step 10: Point your project to a valid Synergy License file.....	29
6.11 Step 11: Build your project in e <sup>2</sup> studio v4.2.0.012 .....	29
6.12 Step 12: Download and run your project.....	29
<b>7. Appendix.....</b>	<b>30</b>
7.1 ELC Event list (on the ICU tab) .....	30

## 1. S7G2 Development Environments

### 1.1 S7G2 Early Sample Development Environment

Until Q3 of 2015, the Renesas Synergy Development Environment supported the S7G2 224-pin BGA Early Samples with the following part marking:

**SYNERGY**  
**R7F5A00Z03CBG**

The development environment components were as follows:

Environment component	Version(s)	Comment
SSP	0.91.0x	Synergy Software Package
e <sup>2</sup> studio	4.0.1.015	Integrated Solutions Development Environment (ISDE)
PE-HMI1 Product Example (Early Sample)	1.x	See sticker on the board for identification
DK-S7G2 Development Kit (Early Sample)	1.x; 2.x	See sticker on the board for identification

### 1.2 S7G2 Mass Production Development Environment

From October 2015 onwards, the Renesas Synergy Development Environment supports the S7G2 224-pin BGA Mass Production devices with the following part marking:

**SYNERGY**  
**R7FS7G27H2A01CBD**

The development environment components are as follows:

Environment component	Version(s)	Comment
SSP	1.0.0	Synergy Software Package
e <sup>2</sup> studio	4.2.0.012 and later	Integrated Solutions Development Environment
PE-HMI1 Product Example (Mass Production)	2.0	See sticker on the board for identification
DK-S7G2 Development Kit (Mass Production)	3.0	See sticker on the board for identification

NOTE: Please make sure you are NOT installing e<sup>2</sup> studio version 4.2.0.012 over an existing installation of version 4.0.1.015. Install the 4.2.0.012 to a different directory.

## 2. Migration Option Overview

This application note covers the following migration options.

Migration Option	Renesas Synergy Environment before migration			➔	Renesas Synergy Environment after migration		
	SSP	e <sup>2</sup> studio	Boards		SSP	e <sup>2</sup> studio	Boards
Option 1	v0.91.0x	v4.0.1.015	Early Sample	➔	v0.91.0x	v4.2.0.012 and later	Early Sample
Option 2	v0.91.0x	v4.0.1.015	Early Sample	➔	v1.0.0	v4.2.0.012 and later	Early Sample
Option 3	v0.91.0x	v4.0.1.015	Early Sample	➔	v0.91.0x	v4.2.0.012 and later	Mass Production
Option 4	v0.91.0x	v4.0.1.015	Early Sample	➔	v1.0.0	v4.2.0.012 and later	Mass Production

## 3. Migration Option 1: Migrate to e<sup>2</sup> studio v4.2.0.012, but keep using SSP v0.91.0x and S7G2 Early Sample boards

Use Migration Option 1 if you would like to keep using SSP v0.91.0x and your existing Early Sample boards (PE-HMI1 v1.x / DK-S7G2 v1.x / 2.x), but you would like to upgrade to the latest e<sup>2</sup> studio ISDE version.

The migration is accomplished by exporting the project you created from your current S7G2 Early Sample environment and importing it into e<sup>2</sup> studio v4.2.0.012.

Current Renesas Synergy Environment	➔	Renesas Synergy Environment after migration
SSP v0.91.0x		SSP v0.91.0x (no change)
e <sup>2</sup> studio v4.0.1.015	➔	e <sup>2</sup> studio v4.2.0.012 and later
PE-HMI1 Product Example v1.x		PE-HMI1 Product Example v1.x (no change)
DK-S7G2 Development Kit v1.x / 2.x		DK-S7G2 Development Kit v1.x / 2.x (no change)

In order to implement this migration option, please follow the following steps.

### 3.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment

- a) Open your project in e<sup>2</sup> studio v4.0.1.015.
- b) Right-click in the Project Explorer area and select “Export”.
- c) Select “General ➔ Archive File” as the export destination
- d) Click “Next”
- e) Click “Browse” and navigate to the location of your choice.
- f) Enter a file name and click “Save”.
- g) Click “Finish”.
- h) Close e<sup>2</sup> studio v4.0.1.015.

### 3.2 Step 2: Install the S7G2 Mass Production Software Development Environment

- a) Download and install e<sup>2</sup> studio v4.2.0.012 from the Renesas Synergy Gallery (<https://synergygallery.renesas.com>). Registration is required.
- b) Download and install SSP v1.0.0 from the Renesas Synergy Gallery into the e<sup>2</sup> studio v4.2.0.012 installation folder. (Even though you will not be using SSP v1.0.0 in your migrated project.)

### 3.3 Step 3: Switch the S7G2 224-pin BGA Pin Configurator in the Mass Production Environment to support S7G2 Early Samples


- Make sure e<sup>2</sup> studio v4.2.0.012 is closed.
- Navigate to the following folder: <ISDE\_base\_dir>\internal\projectgen\arm\pinmapping\
- Rename file 'PinCfgS7G27BD.xml' to 'PinCfgS7G27BD\_WS2.xml'
- Rename file 'PinCfgS7G27BD\_WS1.xml' to 'PinCfgS7G27BD.xml'
- Do not restart e<sup>2</sup> studio v4.2.0.012 just yet.

### 3.4 Step 4: Transfer SSP v0.91.0x into e<sup>2</sup> studio v4.2.0.012

- Navigate to the following folder:  
<e2\_studio\_v4.0.1.015\_base\_dir>/internal/projectgen/arm/Packs/
- Select all files in the folder referenced above, and copy & paste them into the following folder:  
<e2\_studio\_v4.2.0.012\_base\_dir>/internal/projectgen/arm/Packs/


### 3.5 Step 5: Import your project into the S7G2 Mass Production Software Development Environment

- Start e<sup>2</sup> studio v4.2.0.012.
- Select a suitable workspace.
- Right-click in the Project Explorer area and select "Import".
- Select "General → Existing Projects into Workspace" as the import source.



- Click "Next"
- Click "Select Archive File"
- Click "Browse" and navigate to the location of the project you exported earlier.


h) Select the project to be imported and click “Open”.




i) Click “Finish” and wait for e<sup>2</sup> studio to finish importing your project.

### 3.6 Step 6: Open the project in the Synergy Project Editor


- a) Expand the imported project in the Project Explorer view.
- b) Double-click on the configuration.xml file to invoke the Renesas Synergy Project Editor.



- c) If you see a window asking whether you would like to switch to the latest available SSP version (1.0.0), click “No”. (If you would like to switch, use Migration Option 2 in this document.)
- d) If you see the window below, click “Yes”.



- e) In the Synergy Project Editor, click the Components tab. Make sure there are no ⚠ marks anywhere.




Note: If you see ⚠ marks anywhere in the Components tab, you may not have copied over all SSP v0.91.0x packs from your e<sup>2</sup> studio v4.0.1.015 ISDE.

### 3.7 Step 7: Verify the Threads tab


- a) Click on the Threads tab in the Synergy Project Editor.
- b) Open your original project in e<sup>2</sup> studio v4.0.1.015.
- c) Make sure that your project in e<sup>2</sup> studio v4.0.1.015 and your project in e<sup>2</sup> studio v4.2.0.012 have:
  - i. Exactly the same components list
  - ii. Exactly the same properties for each module

Since the SSP version is the same, there should be no difference.



The contents in the Threads tab should be same between your project in e<sup>2</sup> studio v4.0.1.015 (see above) and e<sup>2</sup> studio v4.2.0.012 (see below).





### 3.8 Step 8: Check ICU settings

- Click on the ICU tab in the Synergy Project Editor.
- Make sure that your project in e<sup>2</sup> studio v4.0.1.015 and your project in e<sup>2</sup> studio v4.2.0.012 have exactly same IRQ settings.

### 3.9 Step 9: Point your project to a valid Synergy License file

- In e<sup>2</sup> studio v4.2.0.012, right-click on your project in the Project Explorer view and select “Properties” from the menu.
- Expand the “C/C++ General” section and click on “Synergy License”
- Browse to a valid Synergy License file, e.g. to the Evaluation License here:  
<e2\_studio\_v4\_2\_0\_012\_base\_dir>\internal\projectgen\arm\Licenses\
- Click “OK”.

### 3.10 Step 10: Build your project in e<sup>2</sup> studio v4.2.0.012

- Select “Project → Clean” from the menu
- Check “Clean projects selected below”, “Start a build immediately”, and “Build only the selected projects”.
- Click OK to clean your project and build it.
- Confirm there are no compilation errors.

### 3.11 Step 11: Download and run your project

- Connect your target hardware to your PC via a Segger J-Link, J-Link-Lite, or J-Link On-Board.
- Select “Run → Debug Connections” from the menu
- Select your project’s debug configuration under “Renesas GDB Hardware Debugging”.
- After the debug configuration has loaded, click “Debug”.
- Run your project to confirm proper operation.

**Note:** To switch the Pin Configurator support back to S7G2 224-pin BGA Mass Production devices, revert the changes you made in Step 3 above:

- Close down e<sup>2</sup> studio v4.2.0.012.
- Navigate to the following folder: <ISDE\_base\_dir>\internal\projectgen\arm\pinmapping\
- Rename file ‘PinCfgS7G27BD.xml’ back to ‘PinCfgS7G27BD\_WS1.xml’

- d) Rename file 'PinCfgS7G27BD\_WS2.xml' back to 'PinCfgS7G27BD.xml'
- e) Restart e<sup>2</sup> studio v4.2.0.012.

Now you can create a new Synergy Project for an S7G2 224-pin BGA Mass Production device again.

#### 4. Migration Option 2: Migrate to SSP v1.0.0 and e<sup>2</sup> studio v4.2.0.012, but keep using S7G2 Early Sample boards

Use Migration Option 2 if you would like to keep using your existing Early Sample boards (PE-HMI1 v1.x / DK-S7G2 v1.x / 2.x), but you would like to upgrade to the latest SSP and e<sup>2</sup> studio ISDE versions.

The migration is accomplished by exporting the project you created from your current S7G2 Early Sample environment, importing it into e<sup>2</sup> studio v4.2.0.012, and migrating it to SSP v1.0.0.

Current Renesas Synergy Environment	➔	Renesas Synergy Environment after migration
SSP v0.91.0x	➔	SSP <b>v1.0.0</b>
e <sup>2</sup> studio v4.0.1.015	➔	e <sup>2</sup> studio <b>v4.2.0.012 and later</b>
PE-HMI1 Product Example v1.x		PE-HMI1 Product Example v1.x (no change)
DK-S7G2 Development Kit v1.x / 2.x		DK-S7G2 Development Kit v1.x / 2.x (no change)

In order to implement this migration option, please follow the following steps.

#### 4.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment

- a) Open your project in e<sup>2</sup> studio v4.0.1.015.
- b) Right-click in the Project Explorer area and select "Export".
- c) Select "General ➔ Archive File" as the export destination
- d) Click "Next"
- e) Click "Browse" and navigate to the location of your choice.
- f) Enter a file name and click "Save".
- g) Click "Finish".
- h) Close e<sup>2</sup> studio v4.0.1.015.

#### 4.2 Step 2: Install the S7G2 Mass Production Software Development Environment

- a) Download and install e<sup>2</sup> studio v4.2.0.012 from the Renesas Synergy Gallery (<https://synergygallery.renesas.com>). Registration is required.
- b) Download and install SSP v1.0.0 from the Renesas Synergy Gallery into the e<sup>2</sup> studio v4.2.0.012 installation folder.


#### 4.3 Step 3: Switch the S7G2 224-pin BGA Pin Configurator in the Mass Production Environment to support S7G2 Early Samples

- a) Make sure e<sup>2</sup> studio v4.2.0.012 is closed.
- b) Navigate to the following folder: <ISDE\_base\_dir>\internal\projectgen\arm\pinmapping\
- c) Rename file 'PinCfgS7G27BD.xml' to 'PinCfgS7G27BD\_WS2.xml'
- d) Rename file 'PinCfgS7G27BD\_WS1.xml' to 'PinCfgS7G27BD.xml'


#### 4.4 Step 4: Import your project into the S7G2 Mass Production Software Development Environment

- a) Start e<sup>2</sup> studio v4.2.0.012.
- b) Select a suitable workspace.

- c) Right-click in the Project Explorer area and select “Import”.
- d) Select “General → Existing Projects into Workspace” as the import source.



- e) Click “Next”
- f) Click “Select Archive File”
- g) Click “Browse” and navigate to the location of the project you exported earlier.
- h) Select the project to be imported and click “Open”.




- i) Click “Finish” and wait for e<sup>2</sup> studio to finish importing your project.


#### 4.5 Step 5: Open the project in the Synergy Project Editor

- a) Expand the imported project in the Project Explorer view.

- b) Double-click on the configuration.xml file to invoke the Renesas Synergy Project Editor.




- c) If you see a window asking whether you would like to switch to the latest available SSP version (1.0.0), click “Yes”. (If you would like to stay with the older SSP version, use Migration Option 1 in this document.)



- d) In the Synergy Project Editor, click the Components tab. Make sure there are no ⚠ marks anywhere.

### 4.6 Step 6: Verify / Update the Threads tab

- a) Click on the Threads tab in the Synergy Project Editor.
- b) Open your original project in e<sup>2</sup> studio v4.0.1.015.
- c) Compare the modules in the Thread Modules panes between your original project in e<sup>2</sup> studio v4.0.1.015 / SSP v0.91.0x and your imported project in e<sup>2</sup> studio v4.2.0.012 / SSP v1.0.0. You will notice that the Module names in SSP v1.0.0 have changed somewhat compared to v0.91.0x, but you will still be able to identify which v0.91.0x module corresponds to which v1.0.0 module.



SSP v0.91.0x Modules


SSP v1.0.0 Modules

- d) Compare all the SSP Module property settings in the Properties View between your original project in e<sup>2</sup> studio v4.0.1.015 / SSP v0.91.0x and your imported project in e<sup>2</sup> studio v4.2.0.012 / SSP v1.0.0. (When you updated your SSP version to v1.0.0, the module settings were reset to their default values. Therefore you need to edit any modified module properties manually. Be sure not to miss any properties).


- e) You may see some missing modules that were present in your SSP v0.91.0x project but are not present in your SSP v1.0.0 project. For instance, you may notice that the PWM Driver on GPTxx, which was present in your SSP v0.91.0x project, is missing for SSP v1.0.0 (see picture in Step 6c). This is because SSP v1.0.0 no longer supports a stand-alone PWM Driver on GPT module. Instead, PWM is supported by the Timer Driver on r\_gpt (see picture below).

You may also see additional modules. For instance, the D/AVE 2D Driver on dave 2d was not present in your SSP v0.91.0x project but is present now in your SSP v1.0.0 project (see picture in Step 6c). This is because SSP v1.0.0 now allows to select the SSP component in the Modules selection pane on the Synergy Project Editor Threads tab. In SSP v0.91.0x, you could only select the D/AVE 2D Driver from the Components tab.

It is possible to swap a module between SSP versions or use an alternative module or new module from the new SSP pack. Please refer to the SSP Pack Release Notes for the differences between such modules, or contact Renesas for more information.



- f) If you added new SSP v1.0.0 modules to your project as alternatives for SSP v0.91.0x modules that are no longer supported in v1.0.0, configure the module properties in the Properties View.




### 4.7 Step 7: Enable FPU support

SSP v1.0.0 now supports FPU. This is one of the major differences between SSP v0.91.0x and v1.0.0.

- a) Go to Project → Properties
- b) Go to C/C++ Build → Settings
- c) On the Tool Settings tab, click on Target Processor

- d) Change the Float ABI setting to ‘FP instructions (hard)’ since SSP v1.0.0 does support FPU (VFPv4).



#### 4.8 Step 8: Check ICU settings

- Click on the ICU tab in the Synergy Project Editor.
- Make sure that your project in e<sup>2</sup> studio v4.0.1.015 and your project in e<sup>2</sup> studio v4.2.0.012 have exactly the same IRQ settings. This task is a bit tedious because the structure and the naming of the ICU settings has changed. See the Appendix for a list of old names vs. new names.

#### 4.9 Step 9: Point your project to a valid Synergy License file

- In e<sup>2</sup> studio v4.2.0.012, right-click on your project in the Project Explorer view and select “Properties” from the menu.
- Expand the “C/C++ General” section and click on “Synergy License”
- Browse to a valid Synergy License file, e.g. to the Evaluation License here:  
<e2\_studio\_v4\_2\_0\_012\_base\_dir>\internal\projectgen\arm\Licenses\
- Click “OK”.

#### 4.10 Step 10: Build your project in e<sup>2</sup> studio v4.2.0.012

- Select “Project → Clean” from the menu
- Check “Clean projects selected below”, “Start a build immediately”, and “Build only the selected projects”.
- Click OK to clean your project and build it.
- Confirm there are no compilation errors.

#### 4.11 Step 11: Download and run your project

- Connect your target hardware to your PC via a Segger J-Link, J-Link-Lite, or J-Link On-Board.
- Select “Run → Debug Connections” from the menu

- c) Select your project’s debug configuration under “Renesas GDB Hardware Debugging”.
- d) After the debug configuration has loaded, click “Debug”.
- e) Run your project to confirm proper operation.

**Note:** To switch the Pin Configurator support back to S7G2 224-pin BGA Mass Production devices, revert the changes you made in Step 3 above:

- a) Close down e<sup>2</sup> studio v4.2.0.012.
- b) Navigate to the following folder: <ISDE\_base\_dir>\internal\projectgen\arm\pinmapping\
- c) Rename file ‘PinCfgS7G27BD.xml’ back to ‘PinCfgS7G27BD\_WS1.xml’
- d) Rename file ‘PinCfgS7G27BD\_WS2.xml’ back to ‘PinCfgS7G27BD.xml’
- e) Restart e<sup>2</sup> studio v4.2.0.012.

Now you can create a new Synergy Project for an S7G2 224-pin BGA Mass Production device again.

### 5. Migration Option 3: Migrate to e<sup>2</sup> studio v4.2.0.012 and Mass Production boards, but keep using SSP v0.91.0x

Use this Migration Option if you have updated hardware populated with Mass Production devices (PE-HMI1 v2.0 / DK-S7G2 v3.0) and you would like to upgrade to the latest e<sup>2</sup> studio ISDE version.

The migration is accomplished by exporting the project you created from your current S7G2 Early Sample environment, importing it into e<sup>2</sup> studio v4.2.0.012, and running it on a Mass Production board.

Current Renesas Synergy Environment	➔	Renesas Synergy Environment after migration
SSP v0.91.0x		SSP v0.91.0x (no change)
e <sup>2</sup> studio v4.0.1.015	➔	e <sup>2</sup> studio <b>v4.2.0.012 and later</b>
PE-HMI1 Product Example v1.x	➔	PE-HMI1 Product Example <b>v2.0</b>
DK-S7G2 Development Kit v1.x / 2.x	➔	DK-S7G2 Development Kit <b>v3.0</b>

In order to implement this migration option, please follow these steps:

#### 5.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment

- a) Open your project in e<sup>2</sup> studio v4.0.1.015.
- b) Right-click in the Project Explorer area and select “Export”.
- c) Select “General ➔ Archive File” as the export destination
- d) Click “Next”
- e) Click “Browse” and navigate to the location of your choice.
- f) Enter a file name and click “Save”.
- g) Click “Finish”.
- h) Close e<sup>2</sup> studio v4.0.1.015.

#### 5.2 Step 2: Install the S7G2 Mass Production Software Development Environment


- a) Download and install e<sup>2</sup> studio v4.2.0.012 from the Renesas Synergy Gallery (<https://synergygallery.renesas.com>). Registration is required.
- b) Download and install SSP v1.0.0 from the Renesas Synergy Gallery into the e<sup>2</sup> studio v4.2.0.012 installation folder. (Even though you will not be using SSP v1.0.0 in your migrated project.)

### 5.3 Step 3: Transfer SSP v0.91.0x into e<sup>2</sup> studio v4.2.0.012

- a) If e<sup>2</sup> studio v4.2.0.012 is running, close it down.
- b) Navigate to the following folder:  
<e2\_studio\_v4.0.1.015\_base\_dir>/internal/projectgen/arm/Packs/
- c) Copy all files in the folder referenced above, and paste them into the following folder:  
<e2\_studio\_v4.2.0.012\_base\_dir>/internal/projectgen/arm/Packs/

### 5.4 Step 4: Import your project into the S7G2 Mass Production Software Development Environment


- a) Start e<sup>2</sup> studio v4.2.0.012.
- b) Select a suitable workspace.
- c) Right-click in the Project Explorer area and select “Import”.
- d) Select “General → Existing Projects into Workspace” as the import source.



- e) Click “Next”
- f) Click “Select Archive File”
- g) Click “Browse” and navigate to the location of the project you exported earlier.




h) Select the project to be imported and click “Open”.




i) Click “Finish” and wait for e<sup>2</sup> studio to finish importing your project.

### 5.5 Step 5: Open the project in the Synergy Project Editor


- a) Expand the imported project in the Project Explorer view.
- b) Double-click on the configuration.xml file to invoke the Renesas Synergy Project Editor.



- c) If you see a window asking whether you would like to switch to the latest available SSP version (1.0.0), click “No”. (If you would like to switch, use Migration Option 4 in this document.)
- d) If you see the window below, click “Yes”.



- e) In the Synergy Project Editor, click the Components tab. Make sure there are no ⚠ marks anywhere.




Note: If you see ⚠ marks anywhere in the Components tab, you may not have copied over all SSP v0.91.0x packs from your e<sup>2</sup> studio v4.0.1.015 ISDE.

### 5.6 Step 6: Update the Pin Configuration file


In this step you need to either update or recreate your existing .pincfg file (your Pin Configuration file) in your e<sup>2</sup> studio project. This file is no longer valid for the Mass Production board, since the pinout of the MCU is different between the Early Samples and the Mass Production devices.

- a) Rename the .pincfg file in your e<sup>2</sup> studio project to R7FS7G27H2A01CBD\_old.pincfg.




- b) If your project was originally based on a Renesas Project Template and you are using a Renesas DK-S7G2 or PE-HMI1 board (i.e. not a custom board):
- i. Download and install the X-Ware Template Pack from the Synergy Gallery (Demos & Applications section) into your e<sup>2</sup> studio v4.2.0.012 installation.
  - ii. Using Windows Explorer, navigate to the following folder:  
 <e2\_studio\_4.2.0.012\_base\_dir>/internal/projectgen/arm/Templates/synergy/<project\_template\_dir>, where <project\_template\_dir> is the directory of the project template you selected when you originally created your project in e<sup>2</sup> studio v4.0.1.015.

- iii. Copy file R7FS7G27H2A01CBD.pincfg from <project\_template\_dir> and paste it into your project in the e<sup>2</sup> studio Project Explorer.



- iv. In order for the pin configuration file change to take effect, restart e<sup>2</sup> studio (File → Restart).
  - v. If you made any modifications to the pin configuration file from the Project Template in your original project, make the same modifications again to the new pin configuration file using the Pin Configurator (on the Pins tab in the Synergy Project Editor).
  - vi. Proceed to Step 7.
- c) If your Project was originally **NOT based on a Renesas Project Template** (i.e. you have a completely custom pin configuration file):
- i. Using Windows Explorer, navigate to the following folder:  
<e2\_studio\_4.2.0.012\_base\_dir>/internal/projectgen/arm/pinconfig.
  - ii. Copy file R7FS7G27H2A01CBD.pincfg (which is an “empty” default pin configuration file) and paste it into your project in the e<sup>2</sup> studio Project Explorer.



- iii. In order for the pin configuration file change to take effect, restart e<sup>2</sup> studio (File → Restart)
- iv. Manually configure all the required pins using the Pin Configurator (on the Pins tab in the Synergy Project Editor). (You may want to compare e<sup>2</sup> studio v4.0.1.015 and e<sup>2</sup> studio v4.2.0.012.)
- v. Be aware that some pin names have changed in the Pin Configurator for the Mass Production devices.


vi. Be aware that some pins on the Mass Production devices are different from the Early Samples:

Pin	Early Samples	Mass Production devices
P600	CKE (SDRAM)	- (no longer used for SDRAM)
P601	WE (SDRAM)	DQM0 (External Bus)
P608	A0 (SDRAM)	A0/DQM1 (External Bus)
P609	DQM1 (SDRAM)	CKE (External Bus)
P610	DQM0 (SDRAM)	WE (External Bus)

### 5.7 Step 7: Verify the Threads tab

- a) Click on the Threads tab in the Synergy Project Editor.
- b) Make sure that your project in e<sup>2</sup> studio v4.0.1.015 and your project in e<sup>2</sup> studio v4.2.0.012 have:
  - iii. Exactly the same components list
  - iv. Exactly the same properties for each module

Since the SSP version is the same, there should be no difference.



## 5.8 Step 8: Updating the Panel Clock Ratio

If your application uses the SSP Module “DISPLAY Module on GLCD”, the Panel Clock Division Ratio has to be changed, since there is a hardware specification change from the Early Samples to the Mass Production devices.

For instance, if the Panel Clock Division Ratio (in the TCON register) for the Early Sample is set to  $\frac{1}{2}$ , you need to change it to  $\frac{1}{8}$ , since the pixel clock source for the Mass Production devices is 4 times faster than the pixel clock source for the Early Samples.

- a) On the Threads tab, in the RTOS thread that uses “DISPLAY Module on GLCD”, click on that module to bring it into scope.
- b) In the Properties View, change the TCON – Panel clock division ratio to  $\frac{1}{4}$  of the current setting.

## 5.9 Step 9: Check ICU settings

- a) Click on the ICU tab in the Synergy Project Editor.
- b) Make sure that your project in e<sup>2</sup> studio v4.0.1.015 and your project in e<sup>2</sup> studio v4.2.0.012 have exactly same IRQ settings.

## 5.10 Step 10: Point your project to a valid Synergy License file

- a) In e<sup>2</sup> studio v4.2.0.012, right-click on your project in the Project Explorer view and select “Properties” from the menu.
- b) Expand the “C/C++ General” section and click on “Synergy License”.
- c) Browse to a valid Synergy License file, e.g. to the Evaluation License here:  
<e2\_studio\_v4\_2\_0\_012\_base\_dir>\internal\projectgen\arm\Licenses\  
</e2\_studio\_v4\_2\_0\_012\_base\_dir>
- d) Click “OK”.

## 5.11 Step 11: Build your project in e<sup>2</sup> studio v4.2.0.012

- a) Select “Project → Clean” from the menu
- b) Check “Clean projects selected below”, “Start a build immediately”, and “Build only the selected projects”.
- c) Click OK to clean your project and build it.
- d) Confirm there are no compilation errors.

## 5.12 Step 12: Download and run your project

- a) Connect your target hardware to your PC via a Segger J-Link, J-Link-Lite, or J-Link On-Board.
- b) Select “Run → Debug Connections” from the menu
- c) Select your project’s debug configuration under “Renesas GDB Hardware Debugging”.
- d) After the debug configuration has loaded, click “Debug”.
- e) Run your project to confirm proper operation.

## 6. Migration Option 4: Migrate to SSP v1.0.0, e<sup>2</sup> studio v4.2.0.012, and Mass Production boards

Use this Migration Option if you have updated hardware populated with Mass Production devices (PE-HMI1 v2.0 / DK-S7G2 v3.0) and you would like to upgrade to the latest SSP and e<sup>2</sup> studio ISDE versions.

The migration is accomplished by exporting the project you created from your current S7G2 Early Sample environment, importing it into e<sup>2</sup> studio v4.2.0.012, migrating it to SSP v1.0.0, and running it on a Mass Production board.

Current Renesas Synergy Environment	➔	Renesas Synergy Environment after migration
SSP v0.91.0x	➔	SSP v1.0.0
e <sup>2</sup> studio v4.0.1.015	➔	e <sup>2</sup> studio v4.2.0.012 and later
PE-HMI1 Product Example v1.x	➔	PE-HMI1 Product Example v2.0
DK-S7G2 Development Kit v1.x / 2.x	➔	DK-S7G2 Development Kit v3.0

In order to implement this migration option, please follow the following steps.

### 6.1 Step 1: Export your project from the S7G2 Early Sample Software Development Environment

- a) Open your project in e<sup>2</sup> studio v4.0.1.015.
- b) Right-click in the Project Explorer area and select “Export”.
- c) Select “General ➔ Archive File” as the export destination
- d) Click “Next”
- e) Click “Browse” and navigate to the location of your choice.
- f) Enter a file name and click “Save”.
- g) Click “Finish”.
- h) Close e<sup>2</sup> studio v4.0.1.015.


### 6.2 Step 2: Install the S7G2 Mass Production Software Development Environment

- a) Download and install e<sup>2</sup> studio v4.2.0.012 from the Renesas Synergy Gallery (<https://synergygallery.renesas.com>). Registration is required.
- b) Download and install SSP v1.0.0 from the Renesas Synergy Gallery into the e<sup>2</sup> studio v4.2.0.012 installation folder.


### 6.3 Step 3: Import your project into the S7G2 Mass Production Software Development Environment

- a) Start e<sup>2</sup> studio v4.2.0.012.
- b) Select a suitable workspace.
- c) Right-click in the Project Explorer area and select “Import”.

- d) Select “General → Existing Projects into Workspace” as the import source.



- e) Click “Next”
- f) Click “Select Archive File”
- g) Click “Browse” and navigate to the location of the project you exported earlier.
- h) Select the project to be imported and click “Open”.




- i) Click “Finish” and wait for e<sup>2</sup> studio to finish importing your project.


### 6.4 Step 4: Open the project in the Synergy Project Editor

- a) Expand the imported project in the Project Explorer view.

- b) Double-click on the configuration.xml file to invoke the Renesas Synergy Project Editor.



- c) You should see a window asking whether you would like to switch to the latest available SSP version (1.0.0), click “Yes”. (If you would like to stay with the older SSP version, use Migration Option 3 in this document.)




- d) In the Synergy Project Editor, click the Components tab. Make sure there are no ⚠ marks anywhere.

### 6.5 Step 5: Update the Pin Configuration file

In this step you need to either update or recreate your existing .pinconf file (your Pin Configuration file) in your e2 studio project. This file is no longer valid for the Mass Production board, since the pinout of the MCU is different between the Early Samples and the Mass Production devices.

- a) Rename the .pinconf file in your e2 studio project to R7FS7G27H2A01CBD\_old.pinconf.




- b) If your project was originally based on a Renesas Project Template and you are using a Renesas DK-S7G2 or PE-HMI1 board (i.e. not a custom board):
  - vii. Download and install the X-Ware Template Pack from the Synergy Gallery (Demos & Applications section) into your e2 studio v4.2.0.012 installation.
  - viii. Using Windows Explorer, navigate to the following folder:  
`<e2_studio_4.2.0.012_base_dir>/internal/projectgen/arm/Templates/synergy/<project_template_dir>`,




where <project\_template\_dir> is the directory of the project template you selected when you originally created your project in e<sup>2</sup> studio v4.0.1.015.

- ix. Copy the file R7FS7G27H2A01CBD.pincfg from <project\_template\_dir> and paste it into your project in the e<sup>2</sup> studio Project Explorer.



- x. In order for the pin configuration file change to take effect, restart e<sup>2</sup> studio (File → Restart).
  - xi. If you made any modifications to the pin configuration file from the Project Template in your original project, make the same modifications again to the new pin configuration file using the Pin Configurator (on the Pins tab in the Synergy Project Editor).
  - xii. Proceed to Step 6.
- c) If your Project was originally **NOT based on a Renesas Project Template** (i.e. you have a completely custom pin configuration file):
- vii. Using Windows Explorer, navigate to the following folder:  
<e2\_studio\_4.2.0.012\_base\_dir>/internal/projectgen/arm/pinconfig.
  - viii. Copy the file R7FS7G27H2A01CBD.pincfg (which is an “empty” default pin configuration file) and paste it into your project in the e<sup>2</sup> studio Project Explorer.




- ix. In order for the pin configuration file change to take effect, restart e<sup>2</sup> studio (File → Restart)
- x. Manually configure all the required pins using the Pin Configurator (on the Pins tab in the Synergy Project Editor). (You may want to compare e<sup>2</sup> studio v4.0.1.015 and e<sup>2</sup> studio v4.2.0.012.)
- xi. Be aware that some pin names have changed in the Pin Configurator for the Mass Production devices.

- xii. Be aware that some pins on the Mass Production devices are different from the Early Samples:

Pin	Early Samples	Mass Production devices
P600	CKE (SDRAM)	- (no longer used for SDRAM)
P601	WE (SDRAM)	DQM0 (External Bus)
P608	A0 (SDRAM)	A0/DQM1 (External Bus)
P609	DQM1 (SDRAM)	CKE (External Bus)
P610	DQM0 (SDRAM)	WE (External Bus)

### 6.6 Step 6: Verify / Update the Threads tab

- a) Click on the Threads tab in the Synergy Project Editor.
- b) Open your original project in e<sup>2</sup> studio v4.0.1.015.
- c) Compare the modules in the Thread Modules panes between your original project in e<sup>2</sup> studio v4.0.1.015 / SSP v0.91.0x and your imported project in e<sup>2</sup> studio v4.2.0.012 / SSP v1.0.0. You will notice that the Module names in SSP v1.0.0 have changed somewhat compared to v0.91.0x, but you will still be able to identify which v0.91.0x module corresponds to which v1.0.0 module.




SSP v0.91.0x Modules

SSP v1.0.0 Modules


- d) Compare all the SSP Module property settings in the Properties View between your original project in e<sup>2</sup> studio v4.0.1.015 / SSP v0.91.0x and your imported project in e<sup>2</sup> studio v4.2.0.012 / SSP v1.0.0. (When you updated your SSP version to v1.0.0, the module settings were reset to their default values. Therefore you need to edit any modified module properties manually. Be sure not to miss any properties).
- e) You may see some missing modules that were present in your SSP v0.91.0x project but are not present in your SSP v1.0.0 project. For instance, you may notice that the PWM Driver on GPTxx, which was present in your SSP v0.91.0x project, is missing for SSP v1.0.0 (see picture in Step 6c). This is because SSP v1.0.0 no longer supports a stand-alone PWM Driver on GPT module. Instead, PWM is supported by the Timer Driver on r\_gpt (see picture below).

You may also see additional modules. For instance, the D/AVE 2D Driver on dave 2d was not present in your SSP v0.91.0x project but is present now in your SSP v1.0.0 project (see picture in Step 6c). This is because SSP v1.0.0 now allows to select the SSP component in the Modules selection pane on the Synergy Project Editor Threads tab. In SSP v0.91.0x, you could only select the D/AVE 2D Driver from the Components tab..

It is possible to swap a module between SSP versions or use an alternative module or new module from the new SSP pack. Please refer to the SSP Pack Release Notes for the differences between such modules, or contact Renesas for more information.



- f) If you added new SSP v1.0.0 modules to your project as alternatives for SSP v0.91.0x modules that are no longer supported in v1.0.0, configure the module properties in the Properties View.




### 6.7 Step 7: Enable FPU support

SSP v1.0.0 now supports FPU. This is one of the major differences between SSP v0.91.0x and v1.0.0.

- a) Go to Project → Properties
- b) Go to C/C++ Build → Settings
- c) On the Tool Settings tab, click on Target Processor

- d) Change the Float ABI setting to ‘FP instructions (hard)’ since SSP v1.0.0 does support FPU (VFPv4).



### 6.8 Step 8: Updating the Panel Clock Ratio

If your application uses the SSP Module “DISPLAY Module on GLCD”, the Panel Clock Division Ratio has to be changed, since there is a hardware specification change from the Early Samples to the Mass Production devices.

For instance, if the Panel Clock Division Ratio (in the TCON register) for the Early Sample is set to 1/2, you need to change it to 1/8, since the pixel clock source for the Mass Production devices is 4 times faster than the pixel clock source for the Early Samples.

- a) On the Threads tab, in the RTOS thread that uses “DISPLAY Module on GLCD”, click on that module to bring it into scope.
- b) In the Properties View, change the TCON – Panel clock division ratio to 1/4 of the current setting.

Property	Value
TCON - Vsync pin select	LCD_TCON1
TCON - DataEnable pin select	LCD_TCON2
TCON - Panel clock division ratio	1/2
Color correction - Brightness	Off
Color correction - Brightness R channel	512
Color correction - Brightness G channel	512

### 6.9 Step 9: Check ICU settings

- a) Click on the ICU tab in the Synergy Project Editor.
- b) Make sure that your project in e<sup>2</sup> studio v4.0.1.015 and your project in e<sup>2</sup> studio v4.2.0.012 have exactly same IRQ settings. This task is a bit tedious because the structure and the naming of the ICU settings has changed. See the Appendix for a list of old names vs. new names.

**6.10 Step 10: Point your project to a valid Synergy License file**

- a) In e<sup>2</sup> studio v4.2.0.012, right-click on your project in the Project Explorer view and select “Properties” from the menu.
- b) Expand the “C/C++ General” section and click on “Synergy License”
- c) Browse to a valid Synergy License file, e.g. to the Evaluation License here:  
<e2\_studio\_v4\_2\_0\_012\_base\_dir>\internal\projectgen\arm\Licenses\  
</e2\_studio\_v4\_2\_0\_012\_base\_dir>
- d) Click “OK”.

**6.11 Step 11: Build your project in e<sup>2</sup> studio v4.2.0.012**

- a) Select “Project → Clean” from the menu
- b) Check “Clean projects selected below”, “Start a build immediately”, and “Build only the selected projects”.
- c) Click OK to clean your project and build it.
- d) Confirm there are no compilation errors.

**6.12 Step 12: Download and run your project**

- a) Connect your target hardware to your PC via a Segger J-Link, J-Link-Lite, or J-Link On-Board.
- b) Select “Run → Debug Connections” from the menu
- c) Select your project’s debug configuration under “Renesas GDB Hardware Debugging”.
- d) After the debug configuration has loaded, click “Debug”.
- e) Run your project to confirm proper operation.

## 7. Appendix

### 7.1 ELC Event list (on the ICU tab)

Old Name	New Name
ELC_PERIPHERAL_GPT_A	ELC_PERIPHERAL_GPT_A
ELC_PERIPHERAL_GPT_B	ELC_PERIPHERAL_GPT_B
ELC_PERIPHERAL_GPT_C	ELC_PERIPHERAL_GPT_C
ELC_PERIPHERAL_GPT_D	ELC_PERIPHERAL_GPT_D
ELC_PERIPHERAL_GPT_E	ELC_PERIPHERAL_GPT_E
ELC_PERIPHERAL_GPT_F	ELC_PERIPHERAL_GPT_F
ELC_PERIPHERAL_GPT_G	ELC_PERIPHERAL_GPT_G
ELC_PERIPHERAL_GPT_H	ELC_PERIPHERAL_GPT_H
ELC_PERIPHERAL_S12ADA0	ELC_PERIPHERAL_ADC0
ELC_PERIPHERAL_S12ADB0	ELC_PERIPHERAL_ADC0_B
ELC_PERIPHERAL_S12ADA1	ELC_PERIPHERAL_ADC1
ELC_PERIPHERAL_S12ADB1	ELC_PERIPHERAL_ADC1_B
ELC_PERIPHERAL_DA0	ELC_PERIPHERAL_DAC0
ELC_PERIPHERAL_DA1	ELC_PERIPHERAL_DAC1
ELC_PERIPHERAL_PORT_GROUP_A	ELC_PERIPHERAL_IOPORT1
ELC_PERIPHERAL_PORT_GROUP_B	ELC_PERIPHERAL_IOPORT2
ELC_PERIPHERAL_PORT_GROUP_C	ELC_PERIPHERAL_IOPORT3
ELC_PERIPHERAL_PORT_GROUP_D	ELC_PERIPHERAL_IOPORT4
ELC_PERIPHERAL_CTSU	ELC_PERIPHERAL_CTSU
PORT0_IRQ	ICU_IRQ0
PORT1_IRQ	ICU_IRQ1
PORT2_IRQ	ICU_IRQ2
PORT3_IRQ	ICU_IRQ3
PORT4_IRQ	ICU_IRQ4
PORT5_IRQ	ICU_IRQ5
PORT6_IRQ	ICU_IRQ6
PORT7_IRQ	ICU_IRQ7
PORT8_IRQ	ICU_IRQ8
PORT9_IRQ	ICU_IRQ9
PORT10_IRQ	ICU_IRQ10
PORT11_IRQ	ICU_IRQ11
PORT12_IRQ	ICU_IRQ12
PORT13_IRQ	ICU_IRQ13
PORT14_IRQ	ICU_IRQ14
PORT15_IRQ	ICU_IRQ15
DMAC0_DMAC	DMAC0_INT
DMAC1_DMAC	DMAC1_INT
DMAC2_DMAC	DMAC2_INT
DMAC3_DMAC	DMAC3_INT
DMAC4_DMAC	DMAC4_INT
DMAC5_DMAC	DMAC5_INT

DMAC6_DMxAC	DMAC6_INT
DMAC7_DMxAC	DMAC7_INT
DTC_TRANSFER	REMOVE
DTC_COMPLETE	DTC_COMPLETE
DTC_DTC_END	DTC_END
EXDMAC0_EXDMAC	REMOVE
EXDMAC1_EXDMAC	REMOVE
ICU_CANCELING_SNOOZE_MODE	ICU_SNOOZE_CANCEL
FCU_FIFERR	FCU_FIFERR
FCU_FRDYI	FCU_FRDYI
FCU_ECCERR	REMOVE
LVD1_LVD1	LVD_LVD1
LVD2_LVD2	LVD_LVD2
VBATT_VBAT	VBATT_LVD
MOSC_OSC_STOP	CGC_MOSC_STOP
CPUSYS_SNOOZE_MODE_ENTRY_FLAG	LPM_SNOOZE_REQUEST
AGT0_AGTI	AGT0_INT
AGT0_AGT_CMAI	AGT0_COMPARE_A
AGT0_AGT_CMBI	AGT0_COMPARE_B
AGT1_AGTI	AGT1_INT
AGT1_AGT_CMAI	AGT1_COMPARE_A
AGT1_AGT_CMBI	AGT1_COMPARE_B
IWDT_NMIUNDF_N	IWDT_UNDERFLOW
CWDT_NMIUNDF_N	WDT_UNDERFLOW
RTC_ALM	RTC_ALARM
RTC_PRD	RTC_PERIOD
RTC_CUP	RTC_CARRY
S12AD0_ADI	ADC0_SCAN_END
S12AD0_GBADI	ADC0_SCAN_END_B
S12AD0_CMPAI	ADC0_WINDOW_A
S12AD0_CMPBI	ADC0_WINDOW_B
S12AD0_COMPARE_MATCH	ADC0_COMPARE_MATCH
S12AD0_COMPARE_MISMATCH	ADC0_COMPARE_MISMATCH
S12AD1_ADI	ADC1_SCAN_END
S12AD1_GBADI	ADC1_SCAN_END_B
S12AD1_CMPAI	ADC1_WINDOW_A
S12AD1_CMPBI	ADC1_WINDOW_B
S12AD1_COMPARE_MATCH	ADC1_COMPARE_MATCH
S12AD1_COMPARE_MISMATCH	ADC1_COMPARE_MISMATCH
COMP_OC0_COMP_IRQ	COMP_HS_0
COMP_RD1_COMP_IRQ	COMP_HS_1
COMP_RD2_COMP_IRQ	COMP_HS_2
COMP_RD3_COMP_IRQ	COMP_HS_3
COMP_RD4_COMP_IRQ	COMP_HS_4
COMP_RD5_COMP_IRQ	COMP_HS_5

COMP_LP_COMP_C0IRQ	COMP_LP_0
COMP_LP_COMP_C1IRQ	COMP_LP_1
USBFS_D0FIFO	USBFS_FIFO_0
USBFS_D1FIFO	USBFS_FIFO_1
USBFS_USBI	USBFS_INT
USBFS_USBR	USBFS_RESUME
RIICO_RXI	IICO_RXI
RIICO_TXI	IICO_TXI
RIICO_TEI	IICO_TEI
RIICO_EEI	IICO_ERI
RIICO_WUI	IICO_WUI
RIIC1_RXI	IIC1_RXI
RIIC1_TXI	IIC1_TXI
RIIC1_TEI	IIC1_TEI
RIIC1_EEI	IIC1_ERI
RIIC2_RXI	IIC2_RXI
RIIC2_TXI	IIC2_TXI
RIIC2_TEI	IIC2_TEI
RIIC2_EEI	IIC2_ERI
SSIO_SSITXI	SSIO_TXI
SSIO_SSIRXI	SSIO_RXI
SSIO_SSIRT	REMOVE
SSIO_SSIF	SSIO_INT
SSI1_SSITXI	REMOVE
SSI1_SSIRXI	REMOVE
SSI1_SSIRT	SSI1_TXI_RXI
SSI1_SSIF	SSI1_INT
SRC_IDEI	SRC_INPUT_FIFO_EMPTY
SRC_ODFI	SRC_OUTPUT_FIFO_FULL
SRC_OVF	SRC_OUTPUT_FIFO_OVERFLOW
SRC_UDF	SRC_OUTPUT_FIFO_UNDERFLOW
SRC_CEF	SRC_CONVERSION_END
PDC_PCDFI	PDC_RECEIVE_DATA_READY
PDC_PCFEI	PDC_FRAME_END
PDC_PCERI	PDC_INT
CTSU_CTSUWR	CTSU_WRITE
CTSU_CTSURD	CTSU_READ
CTSU_CTSUFN	CTSU_END
KEY_INTKR	KEY_INT
DOC_DOPCF	DOC_INT
CAC_FERRF	CAC_FREQUENCY_ERROR
CAC_MENDF	CAC_MEASUREMENT_END
CAC_OVFF	CAC_OVERFLOW
RCAN20_ERS	CAN0_ERROR
RCAN20_RXF	CAN0_FIFO_RX



RCAN20_TXF	CAN0_FIFO_TX
RCAN20_RXM	CAN0_MAILBOX_RX
RCAN20_TXM	CAN0_MAILBOX_TX
RCAN21_ERS	CAN1_ERROR
RCAN21_RXF	CAN1_FIFO_RX
RCAN21_TXF	CAN1_FIFO_TX
RCAN21_RXM	CAN1_MAILBOX_RX
RCAN21_TXM	CAN1_MAILBOX_TX
GPIO_PORT_GROUP_A	IOPORT_EVENT_1
GPIO_PORT_GROUP_B	IOPORT_EVENT_2
GPIO_PORT_GROUP_C	IOPORT_EVENT_3
GPIO_PORT_GROUP_D	IOPORT_EVENT_4
ELC0_SOFTWARE_EVENT	ELC_SOFTWARE_EVENT_0
ELC1_SOFTWARE_EVENT	ELC_SOFTWARE_EVENT_1
POEG_GROUP_EVENT0	POEG0_EVENT
POEG_GROUP_EVENT1	POEG1_EVENT
POEG_GROUP_EVENT2	POEG2_EVENT
POEG_GROUP_EVENT3	POEG3_EVENT
GPT0_CAPTURE_COMPARE_INT_A	GPT0_CAPTURE_COMPARE_A
GPT0_CAPTURE_COMPARE_INT_B	GPT0_CAPTURE_COMPARE_B
GPT0_COMPARE_INT_C	GPT0_COMPARE_C
GPT0_COMPARE_INT_D	GPT0_COMPARE_D
GPT0_COMPARE_INT_E	GPT0_COMPARE_E
GPT0_COMPARE_INT_F	GPT0_COMPARE_F
GPT0_COUNTER_OVERFLOW	GPT0_COUNTER_OVERFLOW
GPT0_COUNTER_UNDERFLOW	GPT0_COUNTER_UNDERFLOW
GPT0_AD_TRIG_A	GPT0_AD_TRIG_A
GPT0_AD_TRIG_B	GPT0_AD_TRIG_B
GPT1_CAPTURE_COMPARE_INT_A	GPT1_CAPTURE_COMPARE_A
GPT1_CAPTURE_COMPARE_INT_B	GPT1_CAPTURE_COMPARE_B
GPT1_COMPARE_INT_C	GPT1_COMPARE_C
GPT1_COMPARE_INT_D	GPT1_COMPARE_D
GPT1_COMPARE_INT_E	GPT1_COMPARE_E
GPT1_COMPARE_INT_F	GPT1_COMPARE_F
GPT1_COUNTER_OVERFLOW	GPT1_COUNTER_OVERFLOW
GPT1_COUNTER_UNDERFLOW	GPT1_COUNTER_UNDERFLOW
GPT1_AD_TRIG_A	GPT1_AD_TRIG_A
GPT1_AD_TRIG_B	GPT1_AD_TRIG_B
GPT2_CAPTURE_COMPARE_INT_A	GPT2_CAPTURE_COMPARE_A
GPT2_CAPTURE_COMPARE_INT_B	GPT2_CAPTURE_COMPARE_B
GPT2_COMPARE_INT_C	GPT2_COMPARE_C
GPT2_COMPARE_INT_D	GPT2_COMPARE_D
GPT2_COMPARE_INT_E	GPT2_COMPARE_E
GPT2_COMPARE_INT_F	GPT2_COMPARE_F
GPT2_COUNTER_OVERFLOW	GPT2_COUNTER_OVERFLOW

GPT2_COUNTER_UNDERFLOW	GPT2_COUNTER_UNDERFLOW
GPT2_AD_TRIG_A	GPT2_AD_TRIG_A
GPT2_AD_TRIG_B	GPT2_AD_TRIG_B
GPT3_CAPTURE_COMPARE_INT_A	GPT3_CAPTURE_COMPARE_A
GPT3_CAPTURE_COMPARE_INT_B	GPT3_CAPTURE_COMPARE_B
GPT3_COMPARE_INT_C	GPT3_COMPARE_C
GPT3_COMPARE_INT_D	GPT3_COMPARE_D
GPT3_COMPARE_INT_E	GPT3_COMPARE_E
GPT3_COMPARE_INT_F	GPT3_COMPARE_F
GPT3_COUNTER_OVERFLOW	GPT3_COUNTER_OVERFLOW
GPT3_COUNTER_UNDERFLOW	GPT3_COUNTER_UNDERFLOW
GPT3_AD_TRIG_A	GPT3_AD_TRIG_A
GPT3_AD_TRIG_B	GPT3_AD_TRIG_B
GPT4_CAPTURE_COMPARE_INT_A	GPT4_CAPTURE_COMPARE_A
GPT4_CAPTURE_COMPARE_INT_B	GPT4_CAPTURE_COMPARE_B
GPT4_COMPARE_INT_C	GPT4_COMPARE_C
GPT4_COMPARE_INT_D	GPT4_COMPARE_D
GPT4_COMPARE_INT_E	GPT4_COMPARE_E
GPT4_COMPARE_INT_F	GPT4_COMPARE_F
GPT4_COUNTER_OVERFLOW	GPT4_COUNTER_OVERFLOW
GPT4_COUNTER_UNDERFLOW	GPT4_COUNTER_UNDERFLOW
GPT4_AD_TRIG_A	GPT4_AD_TRIG_A
GPT4_AD_TRIG_B	GPT4_AD_TRIG_B
GPT5_CAPTURE_COMPARE_INT_A	GPT5_CAPTURE_COMPARE_A
GPT5_CAPTURE_COMPARE_INT_B	GPT5_CAPTURE_COMPARE_B
GPT5_COMPARE_INT_C	GPT5_COMPARE_C
GPT5_COMPARE_INT_D	GPT5_COMPARE_D
GPT5_COMPARE_INT_E	GPT5_COMPARE_E
GPT5_COMPARE_INT_F	GPT5_COMPARE_F
GPT5_COUNTER_OVERFLOW	GPT5_COUNTER_OVERFLOW
GPT5_COUNTER_UNDERFLOW	GPT5_COUNTER_UNDERFLOW
GPT5_AD_TRIG_A	GPT5_AD_TRIG_A
GPT5_AD_TRIG_B	GPT5_AD_TRIG_B
GPT6_CAPTURE_COMPARE_INT_A	GPT6_CAPTURE_COMPARE_A
GPT6_CAPTURE_COMPARE_INT_B	GPT6_CAPTURE_COMPARE_B
GPT6_COMPARE_INT_C	GPT6_COMPARE_C
GPT6_COMPARE_INT_D	GPT6_COMPARE_D
GPT6_COMPARE_INT_E	GPT6_COMPARE_E
GPT6_COMPARE_INT_F	GPT6_COMPARE_F
GPT6_COUNTER_OVERFLOW	GPT6_COUNTER_OVERFLOW
GPT6_COUNTER_UNDERFLOW	GPT6_COUNTER_UNDERFLOW
GPT6_AD_TRIG_A	GPT6_AD_TRIG_A
GPT6_AD_TRIG_B	GPT6_AD_TRIG_B
GPT7_CAPTURE_COMPARE_INT_A	GPT7_CAPTURE_COMPARE_A
GPT7_CAPTURE_COMPARE_INT_B	GPT7_CAPTURE_COMPARE_B

GPT7_COMPARE_INT_C	GPT7_COMPARE_C
GPT7_COMPARE_INT_D	GPT7_COMPARE_D
GPT7_COMPARE_INT_E	GPT7_COMPARE_E
GPT7_COMPARE_INT_F	GPT7_COMPARE_F
GPT7_COUNTER_OVERFLOW	GPT7_COUNTER_OVERFLOW
GPT7_COUNTER_UNDERFLOW	GPT7_COUNTER_UNDERFLOW
GPT7_AD_TRIG_A	GPT7_AD_TRIG_A
GPT7_AD_TRIG_B	GPT7_AD_TRIG_B
GPT8_CAPTURE_COMPARE_INT_A	GPT8_CAPTURE_COMPARE_A
GPT8_CAPTURE_COMPARE_INT_B	GPT8_CAPTURE_COMPARE_B
GPT8_COMPARE_INT_C	GPT8_COMPARE_C
GPT8_COMPARE_INT_D	GPT8_COMPARE_D
GPT8_COMPARE_INT_E	GPT8_COMPARE_E
GPT8_COMPARE_INT_F	GPT8_COMPARE_F
GPT8_COUNTER_OVERFLOW	GPT8_COUNTER_OVERFLOW
GPT8_COUNTER_UNDERFLOW	GPT8_COUNTER_UNDERFLOW
GPT8_AD_TRIG_A	GPT8_AD_TRIG_A
GPT8_AD_TRIG_B	GPT8_AD_TRIG_B
GPT9_CAPTURE_COMPARE_INT_A	GPT9_CAPTURE_COMPARE_A
GPT9_CAPTURE_COMPARE_INT_B	GPT9_CAPTURE_COMPARE_B
GPT9_COMPARE_INT_C	GPT9_COMPARE_C
GPT9_COMPARE_INT_D	GPT9_COMPARE_D
GPT9_COMPARE_INT_E	GPT9_COMPARE_E
GPT9_COMPARE_INT_F	GPT9_COMPARE_F
GPT9_COUNTER_OVERFLOW	GPT9_COUNTER_OVERFLOW
GPT9_COUNTER_UNDERFLOW	GPT9_COUNTER_UNDERFLOW
GPT9_AD_TRIG_A	GPT9_AD_TRIG_A
GPT9_AD_TRIG_B	GPT9_AD_TRIG_B
GPT10_CAPTURE_COMPARE_INT_A	GPT10_CAPTURE_COMPARE_A
GPT10_CAPTURE_COMPARE_INT_B	GPT10_CAPTURE_COMPARE_B
GPT10_COMPARE_INT_C	GPT10_COMPARE_C
GPT10_COMPARE_INT_D	GPT10_COMPARE_D
GPT10_COMPARE_INT_E	GPT10_COMPARE_E
GPT10_COMPARE_INT_F	GPT10_COMPARE_F
GPT10_COUNTER_OVERFLOW	GPT10_COUNTER_OVERFLOW
GPT10_COUNTER_UNDERFLOW	GPT10_COUNTER_UNDERFLOW
GPT10_AD_TRIG_A	GPT10_AD_TRIG_A
GPT10_AD_TRIG_B	GPT10_AD_TRIG_B
GPT11_CAPTURE_COMPARE_INT_A	GPT11_CAPTURE_COMPARE_A
GPT11_CAPTURE_COMPARE_INT_B	GPT11_CAPTURE_COMPARE_B
GPT11_COMPARE_INT_C	GPT11_COMPARE_C
GPT11_COMPARE_INT_D	GPT11_COMPARE_D
GPT11_COMPARE_INT_E	GPT11_COMPARE_E
GPT11_COMPARE_INT_F	GPT11_COMPARE_F
GPT11_COUNTER_OVERFLOW	GPT11_COUNTER_OVERFLOW

GPT11_COUNTER_UNDERFLOW	GPT11_COUNTER_UNDERFLOW
GPT11_AD_TRIG_A	GPT11_AD_TRIG_A
GPT11_AD_TRIG_B	GPT11_AD_TRIG_B
GPT12_CAPTURE_COMPARE_INT_A	GPT12_CAPTURE_COMPARE_A
GPT12_CAPTURE_COMPARE_INT_B	GPT12_CAPTURE_COMPARE_B
GPT12_COMPARE_INT_C	GPT12_COMPARE_C
GPT12_COMPARE_INT_D	GPT12_COMPARE_D
GPT12_COMPARE_INT_E	GPT12_COMPARE_E
GPT12_COMPARE_INT_F	GPT12_COMPARE_F
GPT12_COUNTER_OVERFLOW	GPT12_COUNTER_OVERFLOW
GPT12_COUNTER_UNDERFLOW	GPT12_COUNTER_UNDERFLOW
GPT12_AD_TRIG_A	GPT12_AD_TRIG_A
GPT12_AD_TRIG_B	GPT12_AD_TRIG_B
GPT13_CAPTURE_COMPARE_INT_A	GPT13_CAPTURE_COMPARE_A
GPT13_CAPTURE_COMPARE_INT_B	GPT13_CAPTURE_COMPARE_B
GPT13_COMPARE_INT_C	GPT13_COMPARE_C
GPT13_COMPARE_INT_D	GPT13_COMPARE_D
GPT13_COMPARE_INT_E	GPT13_COMPARE_E
GPT13_COMPARE_INT_F	GPT13_COMPARE_F
GPT13_COUNTER_OVERFLOW	GPT13_COUNTER_OVERFLOW
GPT13_COUNTER_UNDERFLOW	GPT13_COUNTER_UNDERFLOW
GPT13_AD_TRIG_A	GPT13_AD_TRIG_A
GPT13_AD_TRIG_B	GPT13_AD_TRIG_B
GPT14_CAPTURE_COMPARE_INT_A	GPT14_CAPTURE_COMPARE_A
GPT14_CAPTURE_COMPARE_INT_B	GPT14_CAPTURE_COMPARE_B
GPT14_COMPARE_INT_C	GPT14_COMPARE_C
GPT14_COMPARE_INT_D	GPT14_COMPARE_D
GPT14_COMPARE_INT_E	GPT14_COMPARE_E
GPT14_COMPARE_INT_F	GPT14_COMPARE_F
GPT14_COUNTER_OVERFLOW	GPT14_COUNTER_OVERFLOW
GPT14_COUNTER_UNDERFLOW	GPT14_COUNTER_UNDERFLOW
GPT14_AD_TRIG_A	GPT14_AD_TRIG_A
GPT14_AD_TRIG_B	GPT14_AD_TRIG_B
GPT15_CAPTURE_COMPARE_INT_A	GPT15_CAPTURE_COMPARE_A
GPT15_CAPTURE_COMPARE_INT_B	GPT15_CAPTURE_COMPARE_B
GPT15_COMPARE_INT_C	GPT15_COMPARE_C
GPT15_COMPARE_INT_D	GPT15_COMPARE_D
GPT15_COMPARE_INT_E	GPT15_COMPARE_E
GPT15_COMPARE_INT_F	GPT15_COMPARE_F
GPT15_COUNTER_OVERFLOW	GPT15_COUNTER_OVERFLOW
GPT15_COUNTER_UNDERFLOW	GPT15_COUNTER_UNDERFLOW
GPT15_AD_TRIG_A	GPT15_AD_TRIG_A
GPT15_AD_TRIG_B	GPT15_AD_TRIG_B
GPT_UVW_EDGE	OPS_UVW_EDGE
ETHER_IPLS	EPTPC_IPLS

ETHER_MINT	EPTPC_MINT
ETHER_PINT	EPTPC_PINT
ETHER_EINT0	EDMAC0_EINT
ETHER_EINT1	EDMAC1_EINT
ETHER_ETHER0_RISE	EPTPC_TIMER0_RISE
ETHER_ETHER1_RISE	EPTPC_TIMER1_RISE
ETHER_ETHER2_RISE	EPTPC_TIMER2_RISE
ETHER_ETHER3_RISE	EPTPC_TIMER3_RISE
ETHER_ETHER4_RISE	EPTPC_TIMER4_RISE
ETHER_ETHER5_RISE	EPTPC_TIMER5_RISE
ETHER_ETHER0_FALL	EPTPC_TIMER0_FALL
ETHER_ETHER1_FALL	EPTPC_TIMER1_FALL
ETHER_ETHER2_FALL	EPTPC_TIMER2_FALL
ETHER_ETHER3_FALL	EPTPC_TIMER3_FALL
ETHER_ETHER4_FALL	EPTPC_TIMER4_FALL
ETHER_ETHER5_FALL	EPTPC_TIMER5_FALL
USBHS_D0FIFO	USBHS_FIFO_0
USBHS_D1FIFO	USBHS_FIFO_1
USBHS_USBIR	USBHS_USB_INT_RESUME
SCIO_RXI	SCIO_RXI
SCIO_TXI	SCIO_TXI
SCIO_TEI	SCIO_TEI
SCIO_ERI	SCIO_ERI
SCIO_AM	SCIO_AM
SCIO_RXI_OR_ERI	SCIO_RXI_OR_ERI
SCI1_RXI	SCI1_RXI
SCI1_TXI	SCI1_TXI
SCI1_TEI	SCI1_TEI
SCI1_ERI	SCI1_ERI
SCI1_AM	SCI1_AM
SCI2_RXI	SCI2_RXI
SCI2_TXI	SCI2_TXI
SCI2_TEI	SCI2_TEI
SCI2_ERI	SCI2_ERI
SCI2_AM	SCI2_AM
SCI3_RXI	SCI3_RXI
SCI3_TXI	SCI3_TXI
SCI3_TEI	SCI3_TEI
SCI3_ERI	SCI3_ERI
SCI3_AM	SCI3_AM
SCI4_RXI	SCI4_RXI
SCI4_TXI	SCI4_TXI
SCI4_TEI	SCI4_TEI
SCI4_ERI	SCI4_ERI
SCI4_AM	SCI4_AM

SCI5_RXI	SCI5_RXI
SCI5_TXI	SCI5_TXI
SCI5_TEI	SCI5_TEI
SCI5_ERI	SCI5_ERI
SCI5_AM	SCI5_AM
SCI6_RXI	SCI6_RXI
SCI6_TXI	SCI6_TXI
SCI6_TEI	SCI6_TEI
SCI6_ERI	SCI6_ERI
SCI6_AM	SCI6_AM
SCI7_RXI	SCI7_RXI
SCI7_TXI	SCI7_TXI
SCI7_TEI	SCI7_TEI
SCI7_ERI	SCI7_ERI
SCI7_AM	SCI7_AM
SCI8_RXI	SCI8_RXI
SCI8_TXI	SCI8_TXI
SCI8_TEI	SCI8_TEI
SCI8_ERI	SCI8_ERI
SCI8_AM	SCI8_AM
SCI9_RXI	SCI9_RXI
SCI9_TXI	SCI9_TXI
SCI9_TEI	SCI9_TEI
SCI9_ERI	SCI9_ERI
SCI9_AM	SCI9_AM
RSPIO_SPRI	SPIO_RXI
RSPIO_SPTI	SPIO_TXI
RSPIO_SPII	SPIO_IDLE
RSPIO_SPEI	SPIO_ERI
RSPIO_SP_ELCTEND	SPIO_TEI
RSPI1_SPRI	SPI1_RXI
RSPI1_SPTI	SPI1_TXI
RSPI1_SPII	SPI1_IDLE
RSPI1_SPEI	SPI1_ERI
RSPI1_SP_ELCTEND	SPI1_TEI
QSPI_INTR	QSPI_INT
SDHI_MMC0_ACCS	SDHIMMC0_ACCS
SDHI_MMC0_SDIO	SDHIMMC0_SDIO
SDHI_MMC0_CARD	SDHIMMC0_CARD
SDHI_MMC0_ODMSDBREQ	SDHIMMC0_DMA_REQ
SDHI_MMC1_ACCS	SDHIMMC1_ACCS
SDHI_MMC1_SDIO	SDHIMMC1_SDIO
SDHI_MMC1_CARD	SDHIMMC1_CARD
SDHI_MMC1_ODMSDBREQ	SDHIMMC1_DMA_REQ
EXT_DIVIDER_INTMD	DIVIDER_INT

TSIP_PROC_BUSY_N	SCE_PROC_BUSY
TSIP_ROMOK_N	SCE_ROMOK
TSIP_LONG_PLG_N	SCE_LONG_PLG
TSIP_TEST_BUSY_N	SCE_TEST_BUSY
TSIP_WRRDY_0_N	SCE_WRRDY_0
TSIP_WRRDY_1_N	SCE_WRRDY_1
TSIP_WRRDY_4_N	SCE_WRRDY_4
TSIP_RDRDY_0_N	SCE_RDRDY_0
TSIP_RDRDY_1_N	SCE_RDRDY_1
TSIP_INTEGRATE_WRRDY_N	SCE_INTEGRATE_WRRDY
TSIP_INTEGRATE_RDRDY_N	SCE_INTEGRATE_RDRDY
LCDC_LCDC_LEVEL_0	GLCDC_LINE_DETECT
LCDC_LCDC_LEVEL_1	GLCDC_UNDERFLOW_1
LCDC_LCDC_LEVEL_2	GLCDC_UNDERFLOW_2
TWOD_ENGINE_IRQ	DRW_INT
JPEG_JEDI	JPEG_JEDI
JPEG_JDTI	JPEG_JDTI]

**Website and Support**

Support: <https://synergygallery.renesas.com/support>

Technical Contact Details:

- America: [https://renesas.zendesk.com/anonymous\\_requests/new](https://renesas.zendesk.com/anonymous_requests/new)
- Europe: <https://www.renesas.com/en-eu/support/contact.html>
- Japan: <https://www.renesas.com/ja-jp/support/contact.html>

All trademarks and registered trademarks are the property of their respective owners.



## Revision History

Rev.	Date	Description	
		Page	Summary
0.90	Oct 9, 2015	-	Initial release
0.91	Jan 12, 2016	40	Support URL updated. Update document to describe migration to SSP v.1.0.0 instead of SSP v.1.0.0.beta.1 and e <sup>2</sup> studio versions 4.2.0.012 and later instead of 4.1.0.017.
0.92	Nov 18, 2016	-	Minor format changes.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

#### Renesas Electronics America Inc.

2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

#### Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

#### Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

#### Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

#### Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

#### Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HALII Stage, Indiranagar, Bangalore, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

#### Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141