V850E2S

User’s Manual: Architecture

RENESAS MCU
V850E2S Microprocessor Core

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).
Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.

5. Renesas Electronics products are classified according to the following two quality grades: “Standard” and “High Quality”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
## NOTES FOR CMOS DEVICES

1. **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN**
   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{IL\ (MAX)}$ and $V_{IH\ (MIN)}$ due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{IL\ (MAX)}$ and $V_{IH\ (MIN)}$.

2. **HANDLING OF UNUSED INPUT PINS**
   Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to $V_{DD}$ or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

3. **PRECAUTION AGAINST ESD**
   A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4. **STATUS BEFORE INITIALIZATION**
   Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5. **POWER ON/OFF SEQUENCE**
   In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6. **INPUT OF SIGNAL DURING POWER OFF STATE**
   Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.
How to Use This Manual

Target Readers
This manual is intended for users who wish to understand the functions of the V850E2S CPU core for designing application systems using the V850E2S CPU core.

Purpose
This manual is intended for users to understand the architecture of the V850E2S CPU core described in the Organization below.

Organization
This manual contains the following information:
- Basic function
- Processor protection function

How to Use this Manual
It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To learn about the hardware functions,
→ Read Hardware User’s Manual of each product.

To learn about the functions of a specific instruction in detail,
→ Read PART 2 CHAPTER 5 INSTRUCTIONS

Conventions
Data significance: Higher digits on the left and lower digits on the right
Active low representation: ×××B (B is appended to pin or signal name)
Note: Footnote for item marked with Note in the text
Caution: Information requiring particular attention
Remark: Supplementary information
Numerical representation:
- Binary ... ×××× or ××××B
- Decimal ... ××××
- Hexadecimal ... ××××H
Prefix indicating the power of 2 (address space, memory capacity):
- K (Kilo): \( 2^{10} = 1,024 \)
- M (Mega): \( 2^{20} = 1,024^2 \)
- G (Giga): \( 2^{30} = 1,024^3 \)
Table of Contents

PART 1  OVERVIEW ................................................................................................................................... 12

CHAPTER 1 FEATURES ................................................................................................................................ 13
  1.1  Basic function ........................................................................................................................................ 13
  1.2  Processor protection function .................................................................................................................. 13

PART 2  BASIC FUNCTION ................................................................................................................................ 14

CHAPTER 1 OVERVIEW ................................................................................................................................... 15
  1.1  Features ..................................................................................................................................................... 15

CHAPTER 2 REGISTER SET ................................................................................................................................ 17
  2.1  Program Registers ..................................................................................................................................... 18
  2.2  System Register Bank ................................................................................................................................. 19
  2.3  CPU Function Group/Main Bank .............................................................................................................. 22
      2.3.1  EIPC and EIPSW – Status save registers when acknowledging EI level exception ......................... 23
      2.3.2  FEPC and FEPSW – Status save registers when acknowledging FE level exception ...................... 23
      2.3.3  ECR – Exception cause ...................................................................................................................... 24
      2.3.4  PSW – Program status word ............................................................................................................. 25
      2.3.5  SCCFG – SYSCALL operation setting ............................................................................................... 28
      2.3.6  SCBP – SYSCALL base pointer ........................................................................................................ 28
      2.3.7  EIIC – EI level exception cause ......................................................................................................... 29
      2.3.8  FEIC – FE level exception cause ......................................................................................................... 29
      2.3.9  CTPC and CTPSW – Status save registers when executing CALLT ...................................................... 29
      2.3.10  CTBP – CALLT base pointer ........................................................................................................... 30
      2.3.11  EIWR – EI level exception working register .................................................................................. 30
      2.3.12  FEWR – FE level exception working register ................................................................................. 30
      2.3.13  DBIC – DB level exception cause .................................................................................................... 31
      2.3.14  DBPC and DBPSW – Status save registers when acknowledging DB level exception .................. 31
      2.3.15  DBWR – DB level exception working register .............................................................................. 31
      2.3.16  DIR – Debug interface register ...................................................................................................... 31
  2.4  CPU Function Group/Exception Handler Address Switching Function Banks ............................................ 32
      2.4.1  SW_CTL – Exception handler address switching control ................................................................. 34
      2.4.2  SW_CFG – Exception handler address switching configuration ....................................................... 34
      2.4.3  SW_BASE – Exception handler address switching base address .................................................... 34
      2.4.4  EH_CFG – Exception handler configuration .................................................................................... 35
      2.4.5  EH_BASE – Exception handler base address ................................................................................ 35
      2.4.6  EH_RESET – Reset address ............................................................................................................. 36
  2.5  User Group .............................................................................................................................................. 37

CHAPTER 3 DATA TYPES ................................................................................................................................... 38
  3.1  Data Formats ............................................................................................................................................. 38
      3.1.1  Byte .................................................................................................................................................... 38
      3.1.2  Halfword .......................................................................................................................................... 38
      3.1.3  Word ............................................................................................................................................... 39
CHAPTER 5 INSTRUCTIONS ................................................................................................................ 51

3.2 Data Representation ....................................................................................................................... 40
3.2.1 Integers ........................................................................................................................................ 40
3.2.2 Unsigned integers ....................................................................................................................... 40
3.2.3 Bits ......................................................................................................................................... 40

3.3 Data Alignment .............................................................................................................................. 41

CHAPTER 4 ADDRESS SPACE ............................................................................................................ 42
4.1 Memory Map .................................................................................................................................. 43
4.2 Addressing Modes .......................................................................................................................... 45
4.2.1 Instruction address .................................................................................................................... 45
4.2.2 Operand address ....................................................................................................................... 48

CHAPTER 5 INSTRUCTIONS .............................................................................................................. 51
5.1 Opcodes and Instruction Formats .................................................................................................. 51
5.1.1 CPU instructions ....................................................................................................................... 51
5.1.2 Coprocessor instructions ........................................................................................................... 56
5.1.3 Reserved instructions ............................................................................................................... 56
5.2 Overview of Instructions ............................................................................................................... 57
5.3 Instruction Set .............................................................................................................................. 62
ADD .................................................................................................................................................... 65
ADDI ................................................................................................................................................... 66
ADF .................................................................................................................................................... 67
AND ................................................................................................................................................... 68
ANDI ................................................................................................................................................... 69
Bcond ................................................................................................................................................ 70
BSH ................................................................................................................................................... 72
BSW ................................................................................................................................................... 73
CALLT ............................................................................................................................................... 74
CAXI ................................................................................................................................................... 75
CLR1 .................................................................................................................................................. 76
CMOV .............................................................................................................................................. 78
CMP .................................................................................................................................................. 80
CTRET ............................................................................................................................................... 81
DI ..................................................................................................................................................... 82
DISPOSE ....................................................................................................................................... 83
DIV ................................................................................................................................................... 85
DIVH ................................................................................................................................................ 86
DIVHU ............................................................................................................................................ 88
DIVQ ................................................................................................................................................ 89
DIVQU ............................................................................................................................................. 90
DIVU ................................................................................................................................................ 91
Ei ..................................................................................................................................................... 92
EIRET .............................................................................................................................................. 93
FERET .............................................................................................................................................. 94
FETRAP ........................................................................................................................................... 95
HALT ............................................................................................................................................... 96
HSH ................................................................................................................................................ 97
HSW ................................................................................................................................................ 98
JARL ................................................................................................................................................. 99
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMP</td>
<td>101</td>
</tr>
<tr>
<td>JR</td>
<td>102</td>
</tr>
<tr>
<td>LD.B</td>
<td>103</td>
</tr>
<tr>
<td>LD.BU</td>
<td>104</td>
</tr>
<tr>
<td>LD.H</td>
<td>105</td>
</tr>
<tr>
<td>LD.HU</td>
<td>106</td>
</tr>
<tr>
<td>LD.W</td>
<td>107</td>
</tr>
<tr>
<td>LDSR</td>
<td>108</td>
</tr>
<tr>
<td>MAC</td>
<td>109</td>
</tr>
<tr>
<td>MACU</td>
<td>110</td>
</tr>
<tr>
<td>MOV</td>
<td>111</td>
</tr>
<tr>
<td>MOVEA</td>
<td>112</td>
</tr>
<tr>
<td>MOVHI</td>
<td>113</td>
</tr>
<tr>
<td>MUL</td>
<td>114</td>
</tr>
<tr>
<td>MULH</td>
<td>115</td>
</tr>
<tr>
<td>MULHI</td>
<td>116</td>
</tr>
<tr>
<td>MULU</td>
<td>117</td>
</tr>
<tr>
<td>NOP</td>
<td>118</td>
</tr>
<tr>
<td>NOT</td>
<td>119</td>
</tr>
<tr>
<td>NOT1</td>
<td>120</td>
</tr>
<tr>
<td>OR</td>
<td>122</td>
</tr>
<tr>
<td>ORI</td>
<td>123</td>
</tr>
<tr>
<td>PREPARE</td>
<td>124</td>
</tr>
<tr>
<td>RETI</td>
<td>126</td>
</tr>
<tr>
<td>RIE</td>
<td>128</td>
</tr>
<tr>
<td>SAR</td>
<td>129</td>
</tr>
<tr>
<td>SASF</td>
<td>131</td>
</tr>
<tr>
<td>SATADD</td>
<td>132</td>
</tr>
<tr>
<td>SATSUB</td>
<td>134</td>
</tr>
<tr>
<td>SATSUBI</td>
<td>135</td>
</tr>
<tr>
<td>SATSUBR</td>
<td>136</td>
</tr>
<tr>
<td>SBF</td>
<td>137</td>
</tr>
<tr>
<td>SCH0L</td>
<td>138</td>
</tr>
<tr>
<td>SCH0R</td>
<td>139</td>
</tr>
<tr>
<td>SCH1L</td>
<td>140</td>
</tr>
<tr>
<td>SCH1R</td>
<td>141</td>
</tr>
<tr>
<td>SET1</td>
<td>142</td>
</tr>
<tr>
<td>SETF</td>
<td>144</td>
</tr>
<tr>
<td>SHL</td>
<td>146</td>
</tr>
<tr>
<td>SHR</td>
<td>148</td>
</tr>
<tr>
<td>SLD.B</td>
<td>150</td>
</tr>
<tr>
<td>SLD.BU</td>
<td>151</td>
</tr>
<tr>
<td>SLD.H</td>
<td>152</td>
</tr>
<tr>
<td>SLD.HU</td>
<td>153</td>
</tr>
<tr>
<td>SLD.W</td>
<td>154</td>
</tr>
<tr>
<td>SST.B</td>
<td>155</td>
</tr>
<tr>
<td>SST.H</td>
<td>156</td>
</tr>
<tr>
<td>SST.W</td>
<td>157</td>
</tr>
<tr>
<td>ST.B</td>
<td>158</td>
</tr>
<tr>
<td>ST.H</td>
<td>159</td>
</tr>
</tbody>
</table>
CHAPTER 6 EXCEPTIONS ........................................................................................................ 179
6.1 Outline of Exceptions ........................................................................................................... 179
   6.1.1 Exception cause list ........................................................................................................... 179
   6.1.2 Types of exceptions .......................................................................................................... 182
   6.1.3 Exception processing flow ................................................................................................. 184
   6.1.4 Exception acknowledgment priority and pending conditions ......................................... 185
   6.1.5 Exception acknowledgment conditions ........................................................................... 185
   6.1.6 Resume and restoration .................................................................................................... 185
   6.1.7 Exception level and context saving .................................................................................... 186
   6.1.8 Return instructions ........................................................................................................... 187
6.2 Operations When Exception Occurs .................................................................................... 190
   6.2.1 EI level exception without acknowledgment conditions ............................................... 190
   6.2.2 EI level exception with acknowledgment conditions .................................................... 192
   6.2.3 FE level exception without acknowledgment conditions .............................................. 194
   6.2.4 FE level exception with acknowledgment conditions .................................................... 196
   6.2.5 Special operations .......................................................................................................... 198
6.3 Exception Management ....................................................................................................... 200
6.4 Exception Handler Address Switching Function .................................................................. 201
   6.4.1 Determining exception handler addresses ......................................................................... 201
   6.4.2 Purpose of exception handler address switching ............................................................. 202
   6.4.3 Settings for exception handler address switching function ............................................. 202

CHAPTER 7 COPROCESSOR UNUSABLE STATUS ......................................................................... 203
7.1 Coprocessor Unusable Exception ....................................................................................... 203
7.2 System Registers .................................................................................................................. 203

CHAPTER 8 RESET ................................................................................................................ 204
8.1 Status of Registers After Reset ........................................................................................... 204
8.2 Start ..................................................................................................................................... 204
PART 3  PROCESSOR PROTECTION FUNCTION ................................................................. 205

CHAPTER 1 OVERVIEW .............................................................................................. 206
  1.1  Features ............................................................................................................... 206

CHAPTER 2 REGISTER SET ......................................................................................... 208
  2.1  System Register Bank ........................................................................................... 208
  2.2  System Registers .................................................................................................... 210
    2.2.1  PSW – Program Status Word ............................................................................ 213
    2.2.2  MPM – Setting of processor protection operation mode .................................... 214
    2.2.3  MPC – Specification of processor protection command ....................................... 217
    2.2.4  TID – Task identifier ......................................................................................... 217
    2.2.5  Other system registers ...................................................................................... 217

CHAPTER 3 OPERATION SETTING ............................................................................ 218
  3.1  Starting Use of Processor Protection Function ..................................................... 218
  3.2  Setting of Execution Level Auto Transition Function ........................................... 218
  3.3  Stopping Use of Processor Protection Function .................................................... 218

CHAPTER 4 EXECUTION LEVEL .................................................................................. 219
  4.1  Nature of Program .................................................................................................. 219
  4.2  Protection Bits on PSW .......................................................................................... 220
    4.2.1  T state (trusted state) ......................................................................................... 220
    4.2.2  NT state (non-trusted state) .............................................................................. 220
  4.3  Definition of Execution Level ................................................................................ 220
  4.4  Transition of Execution Level ................................................................................ 221
    4.4.1  Transition by execution of write instruction to system register ............................ 221
    4.4.2  Transition as result of occurrence of exception .................................................. 222
    4.4.3  Transition by execution of return instruction ..................................................... 222
  4.5  Program Model ...................................................................................................... 223
  4.6  Task Identifier ....................................................................................................... 224

CHAPTER 5 SYSTEM REGISTER PROTECTION ..................................................... 225
  5.1  Register Set .......................................................................................................... 226
    5.1.1  VSECR – System register protection violation cause ......................................... 227
    5.1.2  VSTID – System register protection violation task identifier ............................ 227
    5.1.3  VSADR – System register protection violation address ...................................... 228
  5.2  Access Control ...................................................................................................... 229
  5.3  Registers to Be Protected ...................................................................................... 229
  5.4  Detection of Violation ............................................................................................ 230
  5.5  Operation Method ................................................................................................. 230

CHAPTER 6 MEMORY PROTECTION ................................................................. 231
  6.1  Register Set .......................................................................................................... 232
    6.1.1  PANL – Protection area n lower-limit address (n = 0 to 3) ................................. 233
    6.1.2  PANU – Protection area n upper-limit address (n = 0 to 3) ............................... 234
    6.1.3  VMECR – Memory protection violation cause .................................................... 235
    6.1.4  VMTID – Memory protection violation task identifier ....................................... 236
    6.1.5  VMADR – Memory protection violation address ................................................ 236
C.3.6 Conditional operation instructions
C.3.7 Saturated operation instructions
C.3.8 Logic operation instructions
C.3.9 Data manipulation instructions
C.3.10 Bit search instructions
C.3.11 Divide instructions
C.3.12 High-speed divide instructions
C.3.13 Branch instructions
C.3.14 Bit manipulation instructions
C.3.15 Special instructions

APPENDIX D DIFFERENCES BETWEEN V850E2S CPU AND OTHER CPUS

D.1 Difference Between V850E2 and V850E2M

APPENDIX E INSTRUCTION INDEX

E.1 Basic Instructions
PART 1 OVERVIEW
CHAPTER 1 FEATURES

The V850E2S CPU conforms to the V850E2v3 architecture and is designed for microcontrollers that control embedded systems based on the concept of high performance, high functionality, and high reliability.

The V850E2S CPU supplies the following functions.

1. Basic function
   1.1 Basic function

   Basic integer operation instructions allowing general data processing and control programming, and special instructions for application program optimization are provided. In addition, flexible exception processing functions that allow high-reliability programming and load/store instructions with an extended displacement range are also provided.

   The basic function mainly consists of an instruction queue, program counter, execution unit, general-purpose registers, system registers, and control block. The execution unit contains dedicated hardware such as an ALU, LD/ST unit, multiplier (16 bits x 16 bits), barrel shifter (32 bits/clock), and divider, to execute complicated processing.

   For details of the basic function, see PART 2 BASIC FUNCTION.

2. Processor protection function

   The processor protection function that protects resources, such as the memory and system registers, thereby protecting the system from illegal use is provided.

   The processor protection function is a function to guarantee high-reliability operations of a CPU which consists of system register protection and memory protection.

   For details of the processor protection function, see PART 3 PROCESSOR PROTECTION FUNCTION.
PART 2 BASIC FUNCTION
CHAPTER 1 OVERVIEW

The V850E2S CPU conforms to the V850E2v3 Architecture, and it supplies basic operations to establish OS and application programs, and basic functions to manage exceptions.

(1) **Integer operation instructions**

Basic integer operation instructions that allow general data processing and control programming are provided. In addition, the conventional load/store instructions are extended with a 23-bit displacement format added.

(2) **Special instructions**

Instructions useful for optimizing an application program, such as stack frame manipulation instructions and common function call instructions, are provided.

(3) **High-function OS support**

Instructions dedicated to supporting development of high-function OS are provided.

(4) **Flexible and high-performance exception processing**

Various exception processing functions that enable high-reliability programming are provided.

1.1 **Features**

(1) **Advanced 32-bit architecture for embedded control**

- Number of instructions: 98
- 32-bit general-purpose registers: 32 registers
- Load/store instructions with multiple displacement formats
  - Long (32 bits)
  - Middle (16 bits)
  - Short (8 bits)
- 3 operand instructions
- Address space: Program area … 4 GB linear
  Data area … 4 GB linear

(2) **Instructions used for various application fields**

- Saturated operation instructions
- Bit manipulation instructions
- Multiply instructions (on-chip hardware multiplier enable single-clock multiplication processing)
  16 bits × 16 bits → 32 bits
  32 bits × 32 bits → 32 bits or 64 bits
- MAC operation instructions
  32 bits × 32 bits + 64 bits → 64 bits
- High-speed division instruction
  This division instruction detects a valid bit length and changes it to the minimum number of execution cycles.
  32 bits ÷ 32 bits → 32 bits (quotient), 32 bits (remainder)
(3) Instructions suitable for high-function/high-performance programming

- Stack frame manipulation instruction
- Exclusive control instruction
- System call instruction (OS service calling instruction)
- Synchronization instruction (event control)
CHAPTER 2 REGISTER SET

There are two types of registers related to the basic functions: program registers that are used for ordinary programs and system registers that are used to control the execution environment. All are 32-bit registers.

Figure 2-1. Register List

(a) Program registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0</td>
<td>(zero register)</td>
</tr>
<tr>
<td>r1</td>
<td>(assembler reserved registers)</td>
</tr>
<tr>
<td>r2</td>
<td></td>
</tr>
<tr>
<td>r3</td>
<td>(stack pointer) (SP)</td>
</tr>
<tr>
<td>r4</td>
<td>(global pointer) (GP)</td>
</tr>
<tr>
<td>r5</td>
<td>(text pointer) (TP)</td>
</tr>
<tr>
<td>r6</td>
<td></td>
</tr>
<tr>
<td>r7</td>
<td></td>
</tr>
<tr>
<td>r8</td>
<td></td>
</tr>
<tr>
<td>r9</td>
<td></td>
</tr>
<tr>
<td>r10</td>
<td></td>
</tr>
<tr>
<td>r11</td>
<td></td>
</tr>
<tr>
<td>r12</td>
<td></td>
</tr>
<tr>
<td>r13</td>
<td></td>
</tr>
<tr>
<td>r14</td>
<td></td>
</tr>
<tr>
<td>r15</td>
<td></td>
</tr>
<tr>
<td>r16</td>
<td></td>
</tr>
<tr>
<td>r17</td>
<td></td>
</tr>
<tr>
<td>r18</td>
<td></td>
</tr>
<tr>
<td>r19</td>
<td></td>
</tr>
<tr>
<td>r20</td>
<td></td>
</tr>
<tr>
<td>r21</td>
<td></td>
</tr>
<tr>
<td>r22</td>
<td></td>
</tr>
<tr>
<td>r23</td>
<td></td>
</tr>
<tr>
<td>r24</td>
<td></td>
</tr>
<tr>
<td>r25</td>
<td></td>
</tr>
<tr>
<td>r26</td>
<td></td>
</tr>
<tr>
<td>r27</td>
<td></td>
</tr>
<tr>
<td>r28</td>
<td></td>
</tr>
<tr>
<td>r29</td>
<td></td>
</tr>
<tr>
<td>r30</td>
<td>(element pointer) (EP)</td>
</tr>
<tr>
<td>r31</td>
<td>(link pointer) (LP)</td>
</tr>
</tbody>
</table>

PC (program counter)

(b) System registers

Processor protection function group system registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EIPC</td>
<td>status save register when acknowledging an EI level exception</td>
</tr>
<tr>
<td>EIPSW</td>
<td>status save register when acknowledging an EI level exception</td>
</tr>
<tr>
<td>FEPC</td>
<td>status save register when acknowledging an FE level exception</td>
</tr>
<tr>
<td>FEPSW</td>
<td>status save register when acknowledging an FE level exception</td>
</tr>
<tr>
<td>ECR</td>
<td>exception cause</td>
</tr>
<tr>
<td>PSW</td>
<td>program status word</td>
</tr>
</tbody>
</table>

CPU function group system registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EIIC</td>
<td>EI level exception cause</td>
</tr>
<tr>
<td>FEIC</td>
<td>FE level exception cause</td>
</tr>
<tr>
<td>DBIC&lt;sup&gt;new&lt;/sup&gt;</td>
<td>DB level exception cause</td>
</tr>
<tr>
<td>CTPC</td>
<td>status save register when executing CALLT</td>
</tr>
<tr>
<td>CTPSW</td>
<td>status save register when executing CALLT</td>
</tr>
<tr>
<td>DBPC&lt;sup&gt;new&lt;/sup&gt;</td>
<td>status save register when acknowledging a DB level exception</td>
</tr>
<tr>
<td>DBPSW&lt;sup&gt;new&lt;/sup&gt;</td>
<td>status save register when acknowledging a DB level exception</td>
</tr>
<tr>
<td>CTBP</td>
<td>CALLT base pointer</td>
</tr>
</tbody>
</table>

Debug function registers<sup>new</sup>

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCCFG</td>
<td>SYSCALL operation setting</td>
</tr>
<tr>
<td>SCBP</td>
<td>SYSCALL base pointer</td>
</tr>
<tr>
<td>EIWR</td>
<td>EI level exception working register</td>
</tr>
<tr>
<td>FEWR</td>
<td>FE level exception working register</td>
</tr>
<tr>
<td>DBWR&lt;sup&gt;new&lt;/sup&gt;</td>
<td>DB level execution working register</td>
</tr>
</tbody>
</table>

Note These are debug functions for development tools.
2.1 Program Registers

Program registers includes general-purpose registers (r0 to r31) and the program counter (PC).

Table 2-1. Program Register List

<table>
<thead>
<tr>
<th>Program register</th>
<th>Name</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>General-purpose</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>registers</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>r0</td>
<td>Zero register</td>
<td>Always retains &quot;0&quot;</td>
<td></td>
</tr>
<tr>
<td>r1</td>
<td>Assembler reserved register</td>
<td>Used as working register for generating addresses</td>
<td></td>
</tr>
<tr>
<td>r2</td>
<td>Register for address and data variables (when the real-time OS being used does not use this register)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>r3</td>
<td>Stack pointer (SP)</td>
<td>Used for stack frame generation when functions are called</td>
<td></td>
</tr>
<tr>
<td>r4</td>
<td>Global pointer (GP)</td>
<td>When to access global variable in data area</td>
<td></td>
</tr>
<tr>
<td>r5</td>
<td>Text pointer (TP)</td>
<td>Used as a register that indicates the start of the text area (area where program code is placed)</td>
<td></td>
</tr>
<tr>
<td>r6 to r29</td>
<td>Register for addresses and data variables</td>
<td></td>
<td></td>
</tr>
<tr>
<td>r30</td>
<td>Element pointer (EP)</td>
<td>Used as base pointer for generating addresses when accessing memory</td>
<td></td>
</tr>
<tr>
<td>r31</td>
<td>Link pointer (LP)</td>
<td>Used when compiler calls a function</td>
<td></td>
</tr>
<tr>
<td>Program counter</td>
<td></td>
<td></td>
<td>Retains instruction addresses during execution of programs</td>
</tr>
</tbody>
</table>

Remark   For further descriptions of r1, r3 to r5, and r31 used for an assembler and/or C compiler, refer to the document of each software development environment.

(1) General-purpose registers (r0 to r31)

A total of 32 general-purpose registers (r0 to r31) are provided. All of these registers can be used for either data variables or address variables.

The following points must be noted when using r0 to r5, r30, and r31 because these registers are assumed to be used for special purposes in a software development environment.

(a) r0, r3, and r30

These registers are implicitly used by instructions.

r0 is a register that always retains "0". It is used for operations that use 0, addressing with base address being 0, etc.

r3 is implicitly used by the PREPARE instruction and DISPOSE instruction.

r30 is used as a base pointer when the SLD instruction or SST instruction accesses memory.

(b) r1, r4, r5, and r31

These registers are implicitly used by the assembler and C compiler.

When using these registers, register contents must first be saved so they are not lost and can be restored after the registers are used.
(c) r2

This register is used by a real-time OS in some cases. If the real-time OS that is being used is not using r2, r2 can be used as a register for address variables or data variables.

(2) Program counter (PC)

The PC retains instruction addresses during program execution. Bit 0 is fixed to 0, and branching to an odd number address is disabled.

<table>
<thead>
<tr>
<th>31 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction address during execution</td>
</tr>
</tbody>
</table>

Caution: Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 is automatically set to bits 31 to 26.

2.2 System Register Bank

The V850E2S CPU system registers are provided in the system register bank. These system registers are defined in groups based on functions, and within these groups “banks” are defined for more specific applications. Up to 28 system registers can be defined (as registers 0 to 27) within each bank.

The V850E2S CPU includes the following groups and banks.

- CPU function group
  - Main bank: Conventional system registers
  - Exception handler switching function bank 0: System registers that switches exception handler addresses
  - Exception handler switching function bank 1: System registers that switches exception handler addresses

- Processor protection function group
  - Processor protection violation bank: System registers related to processor protection violations
  - Processor protection setting bank: System registers related to processor protection functions
  - Software paging bank: System registers that are used when the memory protection function is used for software paging operation

- User group
  - User 0 bank: This bank is able to access only system registers used by user applications.
Figure 2-2. System Register Bank

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU function group</td>
<td>Processor protection function group</td>
<td>User group</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exception handler switching function bank 0</td>
<td>Exception handler switching function bank 1</td>
<td>Processor protection violation bank</td>
<td>Processor protection setting bank</td>
<td>Software paging bank</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

These system registers can be accessed according to the BSEL register settings.

These system registers always can be accessed, regardless of the settings in the BSEL register.
2.2.1 BSEL – Register bank selection

The BSEL register is used to select the system registers to be accessed by the LDSR instruction and STSR instruction. The BSEL register can also be referenced, regardless of which bank has been selected.

Always set "0" to bits 31 to 16.

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 to 8</td>
<td>GRP</td>
<td>Specifies the system register bank group number (initial value: 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00H: CPU function group</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10H: Processor protection function group</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FFH: User group</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Settings other than the above are prohibited.</td>
</tr>
<tr>
<td>7 to 0</td>
<td>BNK</td>
<td>Specifies bank number of system register bank (initial value: 0).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GRP</th>
<th>BNK</th>
<th>Corresponding execution level</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>00H</td>
<td>Main bank</td>
</tr>
<tr>
<td>10H</td>
<td>00H</td>
<td>Processor protection violation bank</td>
</tr>
<tr>
<td>11H</td>
<td>00H</td>
<td>Exception handler switching function bank 0</td>
</tr>
<tr>
<td>10H</td>
<td>00H</td>
<td>Exception handler switching function bank 1</td>
</tr>
<tr>
<td>01H</td>
<td>00H</td>
<td>Processor protection setting bank</td>
</tr>
<tr>
<td>10H</td>
<td>00H</td>
<td>Software paging bank</td>
</tr>
<tr>
<td>FFH</td>
<td>00H</td>
<td>User 0 bank</td>
</tr>
<tr>
<td>Other than above</td>
<td>Setting prohibited</td>
<td></td>
</tr>
</tbody>
</table>

Part 2 described the CPU function group system register and user banks. For description of the system registers of the processor protection function group, see PART 3 PROCESSOR PROTECTION FUNCTION.
2.3 CPU Function Group/Main Bank

The system registers in the main bank are used to control CPU status and to retain exception information.

System register read and write operations are performed using the LDSR instruction and STSR instruction, as specified via the following system register numbers.

### Table 2-2. System Register List (Main Bank)

<table>
<thead>
<tr>
<th>System Register No.</th>
<th>Symbol</th>
<th>System Register Name</th>
<th>Able to Specify Operands?</th>
<th>LDSR Instruction</th>
<th>STSR Instruction</th>
<th>System Register Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EIPC</td>
<td>EI level exception status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>EIPSW</td>
<td>EI level exception status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>FEPC</td>
<td>FE level exception status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>FEPSW</td>
<td>FE level exception status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>ECR</td>
<td>Exception cause</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>PSW</td>
<td>Program status word</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>6 to 10</td>
<td></td>
<td>(Reserved for future function expansion (operation is not guaranteed when accessed))</td>
<td>×</td>
<td>×</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>SCCFG</td>
<td>SYSCAL operation setting</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>SCBP</td>
<td>SYSCALL base pointer</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>EIIC</td>
<td>EI level exception cause</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>FEIC</td>
<td>FE level exception cause</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>DBIC Note2</td>
<td>DB level exception cause</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>CTPC</td>
<td>CALLT execution status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>CTPSW</td>
<td>CALLT execution status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>DBPC Note2</td>
<td>DB level exception status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>DBPSW Note2</td>
<td>DB level exception status save register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>CTBP</td>
<td>CALLT base pointer</td>
<td>✓</td>
<td>✓</td>
<td>×</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>DIR</td>
<td>Debug interface register</td>
<td>✓</td>
<td>Note3</td>
<td>×</td>
<td></td>
</tr>
<tr>
<td>22 to 27</td>
<td></td>
<td>Debug function register</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>EIWR</td>
<td>EI level exception working register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>FEWR</td>
<td>FE level exception working register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>DBWR Note2</td>
<td>DB level exception working register</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>BSEL</td>
<td>Register bank selection</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
</tbody>
</table>

**Notes 1.** Only bits 31 to 6 are protected. Even if a write access is made while these bits are protected, a system register protection violation is not detected. For details, refer to **CHAPTER 5 SYSTEM REGISTER PROTECTION** in **PART 3**.

2. These are debug functions for development tools.

3. Can be written (updated) only in the debug mode.

4. The value read from some bits may be undefined in the user mode.

**Remark** ✓: Indicates in the column of “Able to Specify Operands?” that the register can be specified. In the column of “System Register Protection”, this symbol indicates that the register is protected.

×: Indicates in the column of “Able to Specify Operands?” that the register cannot be specified. In the column of “System Register Protection”, this symbol indicates that the register is not protected.
2.3.1 EIPC and EIPSW – Status save registers when acknowledging EI level exception

The EI level exception status save registers include EIPC and EIPSW.

When an EI level exception (EI level software exception, EI level interrupt (INT), etc.) has occurred, the address of the instruction that was being executed when the EI level exception occurred, or of the next instruction, is saved to the EIPC register (see Table 6-1 Exception Cause List). The current PSW information is saved to the EIPSW register.

Since there is only one pair of EI level exception status save registers, when processing multiple exceptions, the contents of these registers must be saved by a program.

Be sure to set an even-numbered address to the EIPC register. An odd-numbered address must not be specified.

If PSW bits are specified to be set to 0, the same bits in the EIPSW register must also be set to 0.

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of EIPC is automatically set to bits 31 to 26.

<table>
<thead>
<tr>
<th>EIPC</th>
<th>31</th>
<th>(PC contents)</th>
<th>0</th>
<th>Initial value Undefined</th>
</tr>
</thead>
<tbody>
<tr>
<td>EIPSW</td>
<td>31</td>
<td>(PSW contents)</td>
<td>0</td>
<td>Initial value 00000020H</td>
</tr>
</tbody>
</table>

2.3.2 FEPC and FEPSW – Status save registers when acknowledging FE level exception

The FE level exception status save register include FEPC and FEPSW.

When an FE level exception (FE level software exception, FE level interrupt (FEINT or FENMI), etc.) has occurred, address of the instruction that was being executed when the FE level exception occurred, or of the next instruction, is saved to the FEPC register (see Table 6-1 Exception Cause List). The current PSW information is saved to the FEPSW register.

Since there is only one pair of FE level exception status save registers, when processing multiple exceptions, the contents of these registers must be saved by a program.

Be sure to set an even-numbered address to the FEPC register. An odd-numbered address must not be specified.

If PSW bits are specified to be set to 0, the same bits in the FEPSW register must also be set to 0.

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of FEPC is automatically set to bits 31 to 26.

<table>
<thead>
<tr>
<th>FEPC</th>
<th>31</th>
<th>(PC contents)</th>
<th>0</th>
<th>Initial value Undefined</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEPSW</td>
<td>31</td>
<td>(PSW contents)</td>
<td>0</td>
<td>Initial value 00000020H</td>
</tr>
</tbody>
</table>
2.3.3 ECR – Exception cause

When an exception has occurred, the ECR register retains the cause of the exception. These values retained in the ECR are exception codes corresponding to individual exception causes (see Table 6-1 Exception Cause List). Since this is a read-only register, the LDSR instruction cannot be used to write data to this register.

Caution

The ECR register is for upward compatibility and is prohibited from being used in principle. For programs other than existing programs that do not enable modification, use a program that uses either the EIIC register or the FEIC register to overwrite all parts that were using the ECR register.

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 16</td>
<td>FECC</td>
<td>Exception code for FE level exception (initial value: 0)</td>
</tr>
<tr>
<td>15 to 0</td>
<td>EICC</td>
<td>Exception code for EI level exception (initial value: 0)</td>
</tr>
</tbody>
</table>
2.3.4 PSW – Program status word

PSW (program status word) is a set of flags that indicate the program status (instruction execution result) and bits that indicate the operation status of the CPU (flags are bits in the PSW that are referenced by a condition instruction (Bcond, CMOV, etc.)).

When the LDSR instruction is used to change the contents of various bits in a register, the changed contents become valid once execution of the LDSR instruction is completed.

Bits 31 to 6 are subject to system register protection. When system register protection is enabled, the contents of bits 31 to 6 cannot be changed by using the LDSR instruction (see CHAPTER 5 SYSTEM REGISTER PROTECTION in PART 3).

Bits 31 to 19, 15 to 12, and 8 are reserved for future function expansion, and be sure to set them to 0. Values are undefined when read Note.

Note Use of bits 18 to 16 is described in PART 3 PROCESSOR PROTECTION FUNCTIONS (see PART 3 PROCESSOR PROTECTION FUNCTION).

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit or flag name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>18</td>
<td>NPV</td>
<td>This bit indicates a state of system register protection. It indicates whether the CPU trusts an access to a system register by the program currently being executed. 0: T state (CPU trusts an access to the system register.) (initial value) 1: NT state (CPU does not trust an access to the system register.) The system register protection function does not limit accesses when the NPV bit indicates the T state. When the NPV bit indicates the NT state, it limits accesses.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit or flag name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Bit position Flag name Description

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Flag name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 17           | DMP       | This bit indicates a state of memory protection against a data access (to a data area). It indicates whether the CPU trusts a data access by the program currently being executed.  
0: T state (CPU trusts the data access.) (initial value)  
1: NT state (CPU does not trust the data access.)  
The memory protection function does not limit data accesses when the DMP bit indicates the T state. When the DMP bit indicates the NT state, it limits data accesses. |
| 16           | IMP       | This bit indicates a state of memory protection in a program area. It indicates whether the CPU trusts an access to the program area by the program currently being executed.  
0: T state (CPU trusts the access to the program area.) (initial value)  
1: NT status (CPU does not trust the access to the program area.)  
The memory protection function does not limit accesses to the program area when the IMP bit indicates the T state. When the IMP bit indicates the NT state, it limits accesses to the program area |
| 7            | NP        | This bit indicates when FE level exception processing is in progress. When an FE level exception is acknowledged, this bit is set (1), which prohibits occurrence of multiple exceptions.  
0: FE level exception processing is not in progress. (initial value)  
1: FE level exception processing is in progress. |
| 6            | EP        | This bit indicates that an exception other than an interrupt is being processed. It is set (1) when the corresponding exception occurs. This bit does not affect acknowledging an exception request even when it is set (1).  
0: An interrupt is being processed (initial value).  
1: An exception other than an interrupt is being processed. |
| 5            | ID        | This bit indicates that an EI-level exception is being processed. It is set (1) when an EI level exception is acknowledged, disabling generation of multiple exceptions. This bit is also used to disable EI level exceptions from being acknowledged as a critical section while an ordinary program or interrupt is being processed. It is set (1) when the DI instruction is executed, and cleared (0) when the EI instruction is executed.  
0: EI level exception is being processed or the section is not a critical section (after execution of EI instruction).  
1: EI level exception is being processed or the section is a critical section (after execution of DI instruction). (initial value) |

**Note**

For details of interrupts, see 6.1.2 Types of exception.
### Bit position | Flag name | Description
---|---|---
4 | SAT<sup>Note</sup> | This bit indicates that the operation result is saturated because the result of a saturated operation instruction operation has overflowed. This is a cumulative flag, so when the operation result of the saturated operation instruction becomes saturated, this bit is set (1), but it is not later cleared to 0 when the operation result for a subsequent instruction is not saturated. This bit is cleared (0) by the LDSR instruction. This bit is neither set (1) nor cleared (0) when an arithmetic operation instruction is executed.
- 0: Not saturated (initial value)
- 1: Saturated

3 | CY | This bit indicates whether a carry or borrow has occurred in the operation result.
- 0: Carry and borrow have not occurred (initial value).
- 1: Carry or borrow has occurred.

2 | OV<sup>Note</sup> | This bit indicates whether or not an overflow has occurred during an operation.
- 0: Overflow has not occurred (initial value).
- 1: Overflow has occurred.

1 | S<sup>Note</sup> | This bit indicates whether or not the result of an operation is negative.
- 0: Result of operation is positive or 0 (initial value).
- 1: Result of operation is negative.

0 | Z | This bit indicates whether or not the result of an operation is 0.
- 0: Result of operation is not 0 (initial value).
- 1: Result of operation is 0.

#### Note
The operation result of the saturation processing is determined in accordance with the contents of the OV flag and S flag during a saturated operation. When only the OV flag is set (1) during a saturated operation, the SAT flag is set (1).

<table>
<thead>
<tr>
<th>Operation result status</th>
<th>Flag status</th>
<th>Operation result after saturation processing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exceeded positive maximum value</td>
<td>1</td>
<td>7FFFFFFFH</td>
</tr>
<tr>
<td>Exceeded negative maximum value</td>
<td>1</td>
<td>80000000H</td>
</tr>
<tr>
<td>Positive (maximum value not exceeded)</td>
<td>Value prior to operation is retained.</td>
<td>0</td>
</tr>
<tr>
<td>Negative (maximum value not exceeded)</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
2.3.5 SCCFG – SYSCALL operation setting

This register is used to set operations related to the SYSCALL instruction. Be sure to set an appropriate value to this register before using the SYSCALL instruction. Be sure to set 0 to bits 31 to 8.

**Caution** Do not place the SYSCALL instruction immediately after the LDSR instruction that changes the contents of the SCCFG register.

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 0</td>
<td>SIZE</td>
<td>These bits specify the maximum number of entries of a table that the SYSCALL instruction references. The maximum number of entries the SYSCALL instruction references is 1 if SIZE is 0, and 256 if SIZE is 255. By setting the maximum number of entries appropriately in accordance with the number of functions branched by the SYSCALL instruction, the memory area can be effectively used. If a vector exceeding the maximum number of entries is specified for the SYSCALL instruction, the first entry is selected. Place an error processing routine at the first entry.</td>
</tr>
</tbody>
</table>

2.3.6 SCBP – SYSCALL base pointer

The SCBP register is used to specify a table address of the SYSCALL instruction and generate a target address. Be sure to set an appropriate value to this register before using the SYSCALL instruction.

Be sure to set a word address to the SCBP register.

Note that bits 1 and 0 are fixed to 0.

**Caution** Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of SCBP is automatically set to bits 31 to 26.
2.3.7 EIIC – EI level exception cause

The EIIC register retains the cause of any EI level exception that occurs. The value retained in this register is an exception code corresponding to a specific exception cause (see Table 6-1 Exception Cause List).

![EIIC Register Diagram]

2.3.8 FEIC – FE level exception cause

The FEIC register retains the cause of any FE level exception that occurs. The value retained in this register is an exception code corresponding to a specific exception cause (see Table 6-1 Exception Cause List).

![FEIC Register Diagram]

2.3.9 CTPC and CTPSW – Status save registers when executing CALLT

These are the status save registers when executing CALLT are CTPC and CTPSW.

When a CALLT instruction is executed, the address of the next instruction after the CALLT instruction is saved to CTPC and the contents of the PSW (program status word) is saved to CTPSW.

Be sure to set bit 0 of the CTPC register to 0.

Whenever a PSW bit is specified to be set to 0, the same bit in the CTPSW register must also be set to 0.

![CTPC and CTPSW Diagram]

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of CTPC is automatically set to bits 31 to 26.
2.3.10 CTBP – CALLT base pointer

The CTBP register is used to specify table addresses of the CALLT instruction and generate target addresses.

Be sure to set the CTBP register to a halfword address.

Note that bit 0 is fixed to 0.

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of CTBP is automatically set to bits 31 to 26.

2.3.11 EIWR – EI level exception working register

The EIWR register is used as working register when an EI level exception has occurred.

The EIWR register can always be referenced, regardless of which bank is selected.

2.3.12 FEWR – FE level exception working register

The FEWR register is used as a working register when an FE level exception has occurred.

The FEWR register can always be referenced, regardless of which bank is selected.
2.3.13 DBIC – DB level exception cause
   The DBIC register is related to debug function.
   The DBIC register is a debug function for development tools.

2.3.14 DBPC and DBPSW – Status save registers when acknowledging DB level exception
   The status save registers when acknowledging the DB level exception are DBPC and DBPSW.
   The DBPC and DBPSW register are debug functions for development tools.

2.3.15 DBWR – DB level exception working register
   The DBWR register is related to debug function.
   The DBWR register is a debug function for development tools.

2.3.16 DIR – Debug interface register
   The DIR register controls and indicates the status of debug function.
   The DIR register and other debug function-related registers (system registers 22 to 27) are debug functions for development tools.
2.4 CPU Function Group/Exception Handler Address Switching Function Banks

Exception handler switching function banks 0 and 1 are selected when 00000010H and 00000011H are set to the BSEL register by LDSR instructions (see 2.2.1 BSEL – Register bank selection).

System registers 28 to 31 are system registers for all banks, and EIWR, FEWR, DBWR, and BSEL registers in the CPU function bank are referenced regardless of the settings in the BSEL register.

- Exception handler switching function bank 0
  (Group number 00H, bank number 10H, abbreviated as EHSW0 bank)
- Exception handler switching function bank 1
  (Group number 00H, bank number 11H, abbreviated as EHSW1 bank)
Table 2-3. System Register Bank

<table>
<thead>
<tr>
<th>Bank label</th>
<th>EHSW0</th>
<th>EHSW1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Bank label</td>
<td>EHSW0</td>
<td>EHSW1</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>SW_CTL</td>
<td>SW_CFG</td>
</tr>
<tr>
<td>Function</td>
<td>Exception handler address switching control</td>
<td>Exception handler address switching configuration</td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>EH_CFG</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Exception handler configuration</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>EH_RESE</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Reset address register</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>EH_BASE</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Exception handler base address</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>Reserved for future function expansion</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Reserved for future function expansion</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>EIWR</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>EI level exception working register</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>FEWR</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>FE level exception working register</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>DBWR</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>DB level exception working register</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>System Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Name</td>
<td>BSEL</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Register bank selection</td>
<td></td>
</tr>
<tr>
<td>Ability to specify Operands?</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

**Note** The DBWR register is a debug function for development tools.

**Remark** ✓: Indicates in the column of “Able to specify Operands?” that the register can be specified. In the column of “System Register Protection”, this symbol indicates that the register is protected.

×: Indicates in the column of “Able to specify Operands?” that the register cannot be specified. In the column of “System Register Protection”, this symbol indicates that the register is not protected.
2.4.1 SW_CTL – Exception handler address switching control

This register controls the exception handler address switching functions.

Be sure to set bits 31 to 1 to “0”.

```
+------------------+-
<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SET</td>
<td>When the SET bit is set (1), values in the SW_CFG and</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SW_BASE registers are transferred to EH_CFG and EH_BASE.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>After these transfers are completed, the SET bit is</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cleared (0).</td>
</tr>
</tbody>
</table>
```

2.4.2 SW_CFG – Exception handler address switching configuration

This register specifies settings for the exception handler address switching function.

Be sure to set bits 31 to 1 to “0”.

```
+------------------+-
<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RINT</td>
<td>When the SW_CTL.SET bit is set (1), values in the SW_CFG</td>
</tr>
<tr>
<td></td>
<td></td>
<td>register are transferred to the EH_CFG register.</td>
</tr>
</tbody>
</table>
```

2.4.3 SW_BASE – Exception handler address switching base address

This register specifies the base address for the exception handler addresses used by the exception handler address switching function.

Be sure to set bits 12 to 0 to “0”.

```
+------------------+-
<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>SW_BASE31 to SW_BASE13</td>
</tr>
</tbody>
</table>
```

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of SW_BASE is automatically set to bits 31 to 26.
2.4.4 EH_CFG – Exception handler configuration

This register indicates the current settings of the exception handler address switching function.

Bits 31 to 1 are fixed to 0.

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RINT</td>
<td>When the RINT bit is set (1), exception handler addresses INT0 to INT127 are reduced to a single handler address (INT0). When this bit is cleared (0), INT0 to INT127 are held as independent exception handler addresses. The EH_CFG register is set to the initial value defined for each product at reset. When the SW_CTL.SET bit is set (1), the contents of SW_CFG are transferred.</td>
</tr>
</tbody>
</table>

2.4.5 EH_BASE – Exception handler base address

This register indicates the base addresses of the current exception handler address for the exception handler address switching function.

Bits 12 to 0 are fixed to 0.

<table>
<thead>
<tr>
<th>Bit position</th>
<th>Bit name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 13</td>
<td>EH_BASE31 to EH_BASE13</td>
<td>Addresses are changed by adding an offset address for each exception to the base addresses of exception handler routines specified in this register. The EH_BASE register is set to the initial value defined for each product at reset. When the SW_CTL.SET bit is set (1), the contents of SW_BASE are transferred.</td>
</tr>
</tbody>
</table>

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of EH_BASE is automatically set to bits 31 to 26.
2.4.6 EH_RESET – Reset address

This register indicates the reset address when the current reset is input.

Bits 12 to 0 are fixed to 0.

The values in the EH_RESET register do not change except when initialized by a reset.

For details, see the User’s Manual of each product or CPU.

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of EH_RESET is automatically set to bits 31 to 26.
2.5 User Group

The user group is selected when 0000FF00H is set by an LDSR instruction to the BSEL register (see 2.2.1 BSEL – Register bank selection). System registers in the user group are maps of the registers in the main bank. The user group includes the following bank.

- User 0 bank (see Table 2-4)

Table 2-4. System Register List (User 0 Bank)

<table>
<thead>
<tr>
<th>System Register No.</th>
<th>Symbol</th>
<th>Function</th>
<th>Able to Specify Operands?</th>
<th>System Register Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>LDSR</td>
<td>STSR</td>
</tr>
<tr>
<td>0 to 4</td>
<td></td>
<td>(Reserved for future function expansion (operation is not guaranteed when accessed))</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>5</td>
<td>PSW</td>
<td>Program status word</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>6-15</td>
<td></td>
<td>(Reserved for future function expansion (operation is not guaranteed when accessed))</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>16</td>
<td>CTPC</td>
<td>Status save register when executing CALLT</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>17</td>
<td>CTPSW</td>
<td>Status save register when executing CALLT</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>18, 19</td>
<td></td>
<td>(Reserved for future function expansion (operation is not guaranteed when accessed))</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>20</td>
<td>CTBP</td>
<td>CALLT base pointer</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>21 to 27</td>
<td></td>
<td>(Reserved for future function expansion (operation is not guaranteed when accessed))</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>28</td>
<td>EIWR</td>
<td>EI level exception working register</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>29</td>
<td>FEWR</td>
<td>FE level exception working register</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>30</td>
<td>DBWR</td>
<td>DB level exception working register</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>Note2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>BSEL</td>
<td>Register bank selection</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

Notes1. Only bits 31 to 6 are protected. Even if a write access is made while these bits are protected, a system register protection violation is not detected. For details, refer to CHAPTER 5 SYSTEM REGISTER PROTECTION in PART 3.

2. The DBWR register is a debug function for development tools.

Remark ✓: Indicates in the column of “Able to Specify Operands?” that the register can be specified. In the column of “System Register Protection”, this symbol indicates that the register is protected.

x: Indicates in the column of “Able to Specify Operands?” that the register cannot be specified. In the column of “System Register Protection”, this symbol indicates that the register is not protected.
CHAPTER 3 DATA TYPES

3.1 Data Formats

The V850E2S CPU handles data in little endian format. This means that byte 0 of a halfword or a word is always the least significant (rightmost) byte.

The supported data format is as follows.

- Byte (8-bit data)
- Halfword (16-bit data)
- Word (32-bit data)
- Bit (1-bit data)

3.1.1 Byte

A byte is 8 consecutive bits of data that starts from any byte boundary. Numbers from 0 to 7 are assigned to these bits, with bit 0 as the LSB (least significant bit) and bit 7 as the MSB (most significant bit). The byte address is specified as “A”.

3.1.2 Halfword

A halfword is two consecutive bytes (16 bits) of data that starts from any byte boundary. Numbers from 0 to 15 are assigned to these bits, with bit 0 as the LSB and bit 15 as the MSB. The bytes in a halfword are specified using address “A”, so that the two addresses comprise byte data of “A” and “A+1”.

Note During word access, the V850E2S CPU can be accessed at all byte boundaries. See 3.3 Data Alignment.
3.1.3 Word

A word is four consecutive bytes (32 bits) of data that starts from any byte boundary. Numbers from 0 to 31 are assigned to these bits, with bit 0 as the LSB (least significant bit) and bit 31 as the MSB (most significant bit). A word is specified by address “A” and consists of byte data of four addresses: “A”, “A+1”, “A+2”, and “A+3”.

Note During word access, the V850E2S CPU can be accessed at all byte boundaries. See 3.3 Data Alignment.

3.1.4 Bit

A bit is bit data at the nth bit within 8-bit data that starts from any byte boundary. Each bit is specified using its byte address “A” and its bit number “n” (n = 0 to 7).
3.2 Data Representation

3.2.1 Integers

Integers are represented as binary values using 2’s complement, and are used in one of three lengths: 32 bits, 16 bits, or 8 bits. Regardless of the length of an integer, its place uses bit 0 as the LSB, and this place gets higher as the bit number increases. Since this is a 2’s complement representation, the MSB is used as a signed bit.

The integer ranges for various data lengths are as follows.

- Word (32 bits): \(-2,147,483,648\) to \(+2,147,483,647\)
- Halfword (16 bits): \(-32,768\) to \(+32,767\)
- Byte (8 bits): \(-128\) to \(+127\)

3.2.2 Unsigned integers

In contrast to “integers” which are data that can take either a positive or negative sign, “unsigned integers” are never negative integers. Like integers, unsigned integers are represented as binary values, and are used in one of three lengths: 32 bits, 16 bits, or 8 bits. Also like integers, the place of unsigned integers uses bit 0 as the LSB and gets higher as the bit number increases. However, unsigned integers do not use a sign bit.

The unsigned integer ranges for various data lengths are as follows.

- Word (32 bits): \(0\) to \(4,294,967,295\)
- Halfword (16 bits): \(0\) to \(65,535\)
- Byte (8 bits): \(0\) to \(255\)

3.2.3 Bits

Bit data are handled as single-bit data with either of two values: cleared (0) or set (1). There are four types of bit-related operations (listed below), which target only single-byte data in the memory space.

- Set
- Clear
- Invert
- Test
3.3 Data Alignment

The V850E2S CPU allows misaligned placement of data. When the data to be processed is in halfword format, misaligned access indicates the access to an address that is not at the halfword boundary (where the address LSB = 0), and when the data to be processed is in word format, misaligned access indicates the access to an address that is not at the word boundary (where the lower two bits of the address = 0).

Regardless of the data format (byte, halfword, or word), data can be allocated at all addresses. However, in the case of halfword data or word data, if the data is not aligned, at least one extra bus cycle will occur, which increases the execution time for the instruction.

Figure 3-1. Example of Data Placement for Misaligned Access

![Diagram showing data placement for aligned and misaligned access, with annotations for halfword (HW) and word (W) data.]
CHAPTER 4 ADDRESS SPACE

The V850E2S CPU supports a linear address space of up to 4 GB. Both memory and I/O are mapped to this address space (using the memory mapped I/O method). The CPU outputs a 32-bit address for memory and I/O, in which the highest address number is “2\(^{32} - 1\).”

The byte data placed at various addresses is defined with bit 0 as the LSB and bit 7 as the MSB. When the data is comprised of multiple bytes, it is defined so that the byte data at the lowest address is the LSB and the byte data at the highest address is the MSB (i.e., in little endian format).

This manual stipulates that, when representing data comprised of multiple bytes, the right edge must be represented as the lower address and the left side as the upper address, as shown below.
4.1 Memory Map

The V850E2S CPU is 32-bit architecture and supports a linear address space of up to 4 GB. The whole range of this 4 GB address space can be addressed by instruction addressing (instruction access) and operand addressing (data access).

A memory map is shown in Figure 4-1.

Figure 4-1. Memory Map (Address Space)
Caution For the V850E2S CPU, the range of the 4 GB program area that can be actually addressed is a 64 MB because of physical restrictions of registers that hold an instruction address (such as the program counter). The following registers hold an instruction address.

- PC (program counter)
- EIPC and FEPC (exception context)
- SCBP, CTBP, and CTPC (table branch/exception instruction)
- SW_BASE, EH_BASE, and EH_RESET (exception handler selection function)
- VSADR (processor protection function)

With the V850E2S CPU whose addressable range of the program area is a 64 MB, the higher 6 bits of these registers are automatically set to values resulting from a sign-extension of bit 25. Therefore, the addressable ranges are 00000000H to 01FFFFFEH and FE000000H to FFFFFFFFEH (the least significant bit is always 0).

The memory map in this case is shown below.

Be sure to place a table that is referenced by instructions and the SWITCH, CALLT, and SYSCALL instructions in a range that can be addressed by instruction addressing. The data must also be assigned within a range of 64 MB.
4.2 Addressing Modes

Two types of addresses are generated: instruction addresses that are used for instructions involved in branch operations, and operand addresses that are used for instructions that access data.

4.2.1 Instruction address

The instruction address is determined based on the contents of the program counter (PC), and is automatically incremented according to the number of bytes in the executed instruction. When a branch instruction is executed, the addressing shown below is used to set the branch destination address to the PC.

(1) Relative addressing (PC relative)

Signed N-bit data (displacement: disp N) is added to the instruction code in the program counter (PC). In this case, displacement is handled as 2’s complement data, and the MSB is a signed bit (S).

If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another).

The JARL, JR, and Bcond instructions are used with this type of addressing.

**Figure 4-2. Relative Addressing**

(a) JARL disp22, reg2 instruction, and JR disp22 instruction

Remark  This is an example of 22-bit displacement.
(2) Register addressing (register indirect)

The contents of the general-purpose register (reg1) or system register (regID) specified by the instruction are transferred to the program counter (PC).

The JMP, CTRET, EIRET, FERET, RETI, and DISPOSE instructions are used with this type of addressing.

Figure 4-3. Register Addressing

(3) Based addressing

Contents that are specified by the instruction in the general-purpose register (reg1) and that include the added N-bit displacement (dispN) are transferred to the program counter (PC). At this time, the displacement is handled as a 2’s complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another).

The JMP instruction is used with this type of addressing.

Figure 4-4. Based Addressing
(4) Other addressing

A value specified by an instruction is transferred to the program counter (PC). How a value is specified is explained in Operation or Description of each instruction.

The CALLT, SYSCALL, TRAP, FETRAP, and RIE instructions, and branch in case of an exception are used with this type of addressing.
4.2.2 Operand address

The following methods can be used to access the target registers or memory when executing an instruction.

(1) Register addressing

This addressing method accesses the general-purpose register or system register specified in the general-purpose register field as an operand.

Any instruction that includes the operand reg1, reg2, reg3, or regID are used with this type of addressing.

(2) Immediate addressing

This address mode uses arbitrary size data as the operation target in the instruction code.

Any instruction that includes the operand imm5, imm16, vector, or cccc are used with this type of addressing.

**Remark**

- **vector**: This is immediate data that specifies the exception vector (00H to 1FH), and is an operand used by the TRAP, FETRAP, and SYSCALL instructions. The data width differs from one instruction to another.

- **cccc**: This is 4-bit data that specifies a condition code, and is an operand used in the CMOV instruction, SASF instruction, and SETF instruction. One bit (0) is added to the higher position and is then assigned to an opcode as a 5-bit immediate data.

(3) Based addressing

There are two types of based addressing, as described below.

(a) Type 1

The contents of the general-purpose register (reg1) specified at the addressing specification field in the instruction code are added to the N-bit displacement (dispN) data sign-extended to word length to obtain the operand address, and addressing accesses the target memory for the operation. At this time, the displacement is handled as a 2’s complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one instruction to another).

The LD, ST, and CAXI instructions are used with this type of addressing.

**Figure 4-5. Based Addressing (Type 1)**

![Figure 4-5. Based Addressing (Type 1)](image)

**Remark**

This is an example of 16-bit displacement.
(b) Type 2
This addressing accesses a memory to be manipulated by using as an operand address the sum of the
contents of the element pointer (r30) and N-bit displacement data (dispN) that is zero-extended to a word
length. If the displacement is less than 32 bits, the higher bits are sign-extended (N differs from one
instruction to another).
The SLD instruction and SST instruction are used with this type of addressing.

Figure 4-6. Based Addressing (Type 2)

Remark This is an example of 8-bit displacement.

(4) Bit addressing
The contents of the general-purpose register (reg1) are added to the N-bit displacement (dispN) data sign-
extended to word length to obtain the operand address, and bit addressing accesses one bit (as specified by 3-bit
data “bit #3”) in one byte of the target memory space. At this time, the displacement is handled as a 2’s
complement data, and the MSB is a signed bit (S). If the displacement is less than 32 bits, the higher bits are sign-
extended (N differs from one instruction to another).
The CLR1, SET1, NOT1, and TST1 instructions are used with this type of addressing.

Figure 4-7. Bit Addressing

Remark n: Bit position specified by 3-bit data (bit #3) (n = 0 to 7)
In case of 16-bit displacement
(5) Other addressing

This addressing is to access a memory to be manipulated by using a value specified by an instruction as the operand address. How a value is specified is explained in [Operation] or [Description] of each instruction.

The SWITCH, CALLT, SYSCALL, PREPARE, and DISPOSE instructions are used with this type of addressing.
CHAPTER 5 INSTRUCTIONS

5.1 Opcodes and Instruction Formats

The V850E2S CPU has CPU instructions which are defined as basic instructions.

5.1.1 CPU instructions

CPU instructions are basically expressed in 16-bit and 32-bit formats. There are also several instructions that use option data to add bits, enabling the configuration of 48-bit and 64-bit instructions. For details, see the opcode of the relevant instruction in 5.3 Instruction Set.

Opcodes in the CPU instruction opcode area that do not define significant CPU instructions are reserved for future function expansion and cannot be used. For details, see 5.1.3 Reserved instructions.

(1) reg-reg instruction (Format I)

A 16-bit instruction format consists of a 6-bit opcode field and two general-purpose register specification fields.

(2) imm-reg instruction (Format II)

A 16-bit instruction format consists of a 6-bit opcode field, 5-bit immediate field, and a general-purpose register specification field.
(3) **Conditional branch instruction (Format III)**

A 16-bit instruction format consists of a 4-bit opcode field, 4-bit condition code field, and an 8-bit displacement field.

![Diagram of Format III](image)

(4) **16-bit load/store instruction (Format IV)**

A 16-bit instruction format consists of a 4-bit opcode field, a general-purpose register specification field, and a 7-bit displacement field (or 6-bit displacement field + 1-bit sub-opcode field).

![Diagram of Format IV](image)

A 16-bit instruction format consists of a 7-bit opcode field, a general-purpose register specification field, and a 4-bit displacement field.

![Diagram of Format V](image)

(5) **Jump instruction (Format V)**

A 32-bit instruction format consists of a 5-bit opcode field, a general-purpose register specification field, and a 22-bit displacement field.

![Diagram of Format V](image)
(6) 3-operand instruction (Format VI)
A 32-bit instruction format consists of a 6-bit opcode field, two general-purpose register specification fields, and a
16-bit immediate field.

(7) 32-bit load/store instruction (Format VII)
A 32-bit instruction format consists of a 6-bit opcode field, two general-purpose register specification fields, and a
16-bit displacement field (or 15-bit displacement field + 1-bit sub-opcode field).

(8) Bit manipulation instruction (Format VIII)
A 32-bit instruction format consists of a 6-bit opcode field, 2-bit sub-opcode field, 3-bit bit specification field, a
general-purpose register specification field, and a 16-bit displacement field.
(9) Extended instruction format 1 (Format IX)

This is a 32-bit instruction format that has a 6-bit opcode field and two general-purpose register specification fields, and handles the other bits as a sub-opcode field.

Caution Extended instruction format 1 may use part of the general-purpose register specification field of the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, refer to the description of each instruction in 5.3 Instruction Set.

(10) Extended instruction format 2 (Format X)

This is a 32-bit instruction format that has a 6-bit opcode field and uses the other bits as a sub-opcode field.

Caution Extended instruction format 2 may use part of the general-purpose register specification field of the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, refer to the description of each instruction in 5.3 Instruction Set.

(11) Extended instruction format 3 (Format XI)

This is a 32-bit instruction format that has a 6-bit opcode field and three general-purpose register specification fields, and uses the other bits as a sub-opcode field.

Caution Extended instruction format 3 may use part of the general-purpose register specification field or the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, refer to the description of each instruction in 5.3 Instruction Set.
(12) **Extended instruction format 4 (Format XII)**

This is a 32-bit instruction format that has a 6-bit opcode field and two general-purpose register specification fields, and uses the other bits as a sub-opcode field.

**Caution**

Extended instruction format 4 may use part of the general-purpose register specification field of the sub-opcode field as a system register number field, condition code field, immediate field, or displacement field. For details, refer to the description of each instruction in 5.3 Instruction Set.

(13) **Stack manipulation instruction format (Format XIII)**

A 32-bit instruction format consists of a 5-bit opcode field, 5-bit immediate field, 12-bit register list field, 5-bit sub-opcode field, and one general-purpose register specification field (or 5-bit sub-opcode field).

The general-purpose register specification field is used as a sub-opcode filed, depending on the format of the instruction.

(14) **Load/store instruction 48-bit format (Format XIV)**

This is a 48-bit instruction format that has a 6-bit opcode field, two general-purpose register specification fields, and a 23-bit displacement field, and uses the other bits as a sub-opcode field.
5.1.2 Coprocessor instructions

Instructions in the following format are defined as coprocessor instructions.

Coprocessor instructions define the functions of each coprocessor.
Coprocessor instructions are not defined in the V850E2S CPU.

(1) Coprocessor unusable exception

If an attempt is made to execute a coprocessor instruction defined by an opcode that refers to a nonexistent coprocessor or a coprocessor that cannot be used due to the operational status of the device, a coprocessor unusable exception (UCPOP) immediately occurs.

For details, see CHAPTER 7 COPROCESSOR UNUSABLE STATUS.

5.1.3 Reserved instructions

An opcode reserved for future function extension and for which no instruction is defined is defined as a reserved instruction.

It is defined by the product specification that either of the following two types of operations is performed on the opcode of a reserved instruction.

- A reserved instruction exception occurs
- The reserved instruction is executed as an instruction

In the V850E2S CPU, the following opcodes define the RIE instruction, which always causes a reserved instruction exception to occur.

- RIE instruction (16 bits)

- RIE instruction (32 bits)

(x = Either 0 or 1)
5.2 Overview of Instructions

(1) Load instructions:
Execute data transfer from memory to register. The following instructions (mnemonics) are provided.

(a) LD instructions

- LD.B: Load byte
- LD.BU: Load byte unsigned
- LD.H: Load halfword
- LD.HU: Load halfword unsigned
- LD.W: Load word

(b) SLD instructions

- SLD.B: Short format load byte
- SLD.BU: Short format load byte unsigned
- SLD.H: Short format load halfword
- SLD.HU: Short format load halfword unsigned
- SLD.W: Short format load word

(2) Store instructions:
Execute data transfer from register to memory. The following instructions (mnemonics) are provided.

(a) ST instructions

- ST.B: Store byte
- ST.H: Store halfword
- ST.W: Store word

(b) SST instructions

- SST.B: Short format store byte
- SST.H: Short format store halfword
- SST.W: Short format store word
(3) Multiply instructions:
Execute multiplication in 1 clock with on-chip hardware multiplier. The following instructions (mnemonics) are provided.

- MUL: Multiply word
- MULH: Multiply halfword
- MULHI: Multiply halfword immediate
- MULU: Multiply word unsigned

(4) Multiply-accumulate instructions
After a multiplication operation, a value is added to the result. The following instructions (mnemonics) are available.

- MAC: Multiply word and add
- MACU: Multiply word unsigned and add

(5) Arithmetic instructions:
Add, subtract, divide, transfer, or compare data between registers. The following instructions (mnemonics) are provided.

- ADD: Add
- ADDI: Add immediate
- CMP: Compare
- MOV: Move
- MOVEA: Move effective address
- MOVHI: Move high halfword
- SUB: Subtract
- SUBR: Subtract reverse

(6) Conditional arithmetic instructions
Add and subtract operations are performed under specified conditions. The following instructions (mnemonics) are available.

- ADF: Add on condition flag
- SBF: Subtract on condition flag
(7) Saturated operation instructions:
Execute saturated addition and subtraction. If the operation result exceeds the maximum positive value (7FFFFFFFH), 7FFFFFFFH returns. If the operation result exceeds the maximum negative value (80000000H), 80000000H returns. The following instructions (mnemonics) are provided.

- SATADD: Saturated add
- SATSUB: Saturated subtract
- SATSUBI: Saturated subtract immediate
- SATSUBR: Saturated subtract reverse

(8) Logical instructions:
Include logical operation instructions. The following instructions (mnemonics) are provided.

- AND: AND
- ANDI: AND immediate
- NOT: NOT
- OR: OR
- ORI: OR immediate
- TST: Test
- XOR: Exclusive OR
- XORI: Exclusive OR immediate

(9) Data manipulation instructions:
Include data manipulation instructions and shift instructions with arithmetic shift and logical shift. Operands can be shifted by multiple bits in one clock cycle through the on-chip barrel shifter. The following instructions (mnemonics) are provided:

- BSH: Byte swap halfword
- BSW: Byte swap word
- CMOV: Conditional move
- HSH: Halfword swap halfword
- HSW: Halfword swap word
- SAR: Shift arithmetic right
- SASF: Shift and set flag condition
- SETF: Set flag condition
- SHL: Shift logical left
- SHR: Shift logical right
- SXB: Sign-extend byte
- SXH: Sign-extend halfword
- ZXB: Zero-extend byte
- ZXH: Zero-extend halfword
(10) Bit search instructions
The specified bit values are searched among data stored in registers.

- SCH0L: Search zero from left
- SCH0R: Search zero from right
- SCH1L: Search one from left
- SCH1R: Search one from right

(11) Divide instructions:
Execute division operations. Regardless of values stored in a register, the operation can be performed using a constant number of steps. The following instructions (mnemonics) are provided.

- DIV: Divide word
- DIVH: Divide halfword
- DIVHU: Divide halfword unsigned
- DIVU: Divide word unsigned

(12) High-speed divide instructions
These instructions perform division operations. The number of valid digits in the quotient is determined in advance from values stored in a register, so the operation can be performed using a minimum number of steps. The following instructions (mnemonics are provided).

- DIVQ: Divide word quickly
- DIVQU: Divide word unsigned quickly

(13) Branch instructions:
Include unconditional branch instructions (JARL, JMP, and JR) and a conditional branch instruction (Bcond) which accommodates the flag status to switch controls. Program control can be transferred to the address specified by a branch instruction. The following instructions (mnemonics) are provided.

- Bcond: Branch on condition code (BC, BE, BGE, BH, BL, BLE, BLT, BN, BNC, BNE, BNH, BNL, BNV, BNZ, BP, BR, BSA, BV, BZ)
- JARL: Jump and register link
- JMP: Jump register
- JR: Jump relative

(14) Bit manipulation instructions:
Execute logical operation on memory bit data. Only a specified bit is affected. The following instructions (mnemonics) are provided.

- CLR1: Clear bit
- NOT1: Not bit
- SET1: Set bit
- TST1: Test bit
(15) **Special instructions:**

Include instructions not provided in the categories of instructions described above. The following instructions (mnemonics) are provided.

- **CALLT:** Call with table look up
- **CAXI:** Compare and exchange for interlock
- **CTRET:** Return from CALLT
- **DI:** Disable interrupt
- **DISPOSE:** Function dispose
- **EI:** Enable interrupt
- **EIRET:** Return from trap or interrupt
- **FERET:** Return from trap or interrupt
- **FETRAP:** Software trap
- **HALT:** Halt
- **LDSR:** Load system register
- **NOP:** No operation
- **PREPARE:** Function prepare
- **RETI:** Return from trap or interrupt
- **RIE:** Reserved instruction exception
- **STSR:** Store system register
- **SWITCH:** Jump with table look up
- **TRAP:** Trap
- **SYNCM:** Synchronize memory
- **SYNCP:** Synchronize pipeline
- **SYNCE:** Synchronize exceptions
- **SYSCALL:** System call
5.3 Instruction Set

This section details each instruction, dividing each mnemonic (in alphabetical order) into the following items:

- **Instruction format:** Indicates the description and the instruction operand (for symbols, refer to Table 5-1).
- **Operation:** Indicates the function of the instruction (for symbols, refer to Table 5-2).
- **Format:** Indicates the instruction format (refer to 5.1 Opcodes and Instruction Formats).
- **Opcode:** Indicates the bit field of the instruction opcode (for symbols, refer to Table 5-3).
- **Flag:** Indicates the change of flags of PSW (program status word) after the instruction execution. “0” is to clear (reset), “1” to set, and “--” to remain unchanged.
- **Description:** Describes the operation of the instruction.
- **Remark:** Provides supplementary information on instruction.
- **Caution:** Provides precautionary notes.

<table>
<thead>
<tr>
<th>Table 5-1. Conventions of Instruction Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>reg1</td>
</tr>
<tr>
<td>reg2</td>
</tr>
<tr>
<td>reg3</td>
</tr>
<tr>
<td>bit#3</td>
</tr>
<tr>
<td>imm#x</td>
</tr>
<tr>
<td>disp#x</td>
</tr>
<tr>
<td>regID</td>
</tr>
<tr>
<td>vector#x</td>
</tr>
<tr>
<td>cond</td>
</tr>
<tr>
<td>cccc</td>
</tr>
<tr>
<td>sp</td>
</tr>
<tr>
<td>ep</td>
</tr>
<tr>
<td>list12</td>
</tr>
</tbody>
</table>
Table 5-2. Conventions of Operation

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>←</td>
<td>Assignment</td>
</tr>
<tr>
<td>GR [ ]</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>SR [ ]</td>
<td>System register</td>
</tr>
<tr>
<td>zero-extend (n)</td>
<td>Zero-extends &quot;n&quot; to word</td>
</tr>
<tr>
<td>sign-extend (n)</td>
<td>Sign-extends &quot;n&quot; to word</td>
</tr>
<tr>
<td>load-memory (a, b)</td>
<td>Reads data of size b from address a</td>
</tr>
<tr>
<td>store-memory (a, b, c)</td>
<td>Writes data b of size c to address a</td>
</tr>
<tr>
<td>extract-bit (a, b)</td>
<td>Extracts value of bit b of data a</td>
</tr>
<tr>
<td>set-bit (a, b)</td>
<td>Sets value of bit b of data a</td>
</tr>
<tr>
<td>not-bit (a, b)</td>
<td>Inverts value of bit b of data a</td>
</tr>
<tr>
<td>clear-bit (a, b)</td>
<td>Clears value of bit b of data a</td>
</tr>
<tr>
<td>saturate (n)</td>
<td>Performs saturated processing of &quot;n.&quot;</td>
</tr>
<tr>
<td>result</td>
<td>Outputs results on flag</td>
</tr>
<tr>
<td>Byte</td>
<td>Byte (8 bits)</td>
</tr>
<tr>
<td>Halfword</td>
<td>Halfword (16 bits)</td>
</tr>
<tr>
<td>Word</td>
<td>Word (32 bits)</td>
</tr>
<tr>
<td>+</td>
<td>Add</td>
</tr>
<tr>
<td>–</td>
<td>Subtract</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>×</td>
<td>Multiply</td>
</tr>
<tr>
<td>%</td>
<td>Remainder of division results</td>
</tr>
<tr>
<td>AND</td>
<td>AND</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
</tr>
<tr>
<td>XOR</td>
<td>Exclusive OR</td>
</tr>
<tr>
<td>NOT</td>
<td>Logical negate</td>
</tr>
<tr>
<td>logically shift left by</td>
<td>Logical left-shift</td>
</tr>
<tr>
<td>logically shift right by</td>
<td>Logical right-shift</td>
</tr>
<tr>
<td>arithmetically shift right by</td>
<td>Arithmetic right-shift</td>
</tr>
</tbody>
</table>
### Table 5-3. Conventions of Opcode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>1-bit data of code specifying reg1 or regID</td>
</tr>
<tr>
<td>r</td>
<td>1-bit data of code specifying reg2</td>
</tr>
<tr>
<td>w</td>
<td>1-bit data of code specifying reg3</td>
</tr>
<tr>
<td>D</td>
<td>1-bit data of displacement (indicates higher bits of displacement)</td>
</tr>
<tr>
<td>d</td>
<td>1-bit data of displacement</td>
</tr>
<tr>
<td>I</td>
<td>1-bit data of immediate (indicates higher bits of immediate)</td>
</tr>
<tr>
<td>i</td>
<td>1-bit data of immediate</td>
</tr>
<tr>
<td>V</td>
<td>1-bit data of code specifying vector (indicates higher bits of vector)</td>
</tr>
<tr>
<td>v</td>
<td>1-bit data of code specifying vector</td>
</tr>
<tr>
<td>ccccc</td>
<td>4-bit data for condition code specification (Refer to Table 5-4 Condition Codes)</td>
</tr>
<tr>
<td>bbb</td>
<td>3-bit data for bit number specification</td>
</tr>
<tr>
<td>L</td>
<td>1-bit data of code specifying general-purpose register in register list</td>
</tr>
<tr>
<td>S</td>
<td>1-bit data of code specifying EIPC/FEPC, EIPSW/FEPSW in register list</td>
</tr>
<tr>
<td>P</td>
<td>1-bit data of code specifying PSW in register list</td>
</tr>
</tbody>
</table>

### Table 5-4. Condition Codes

<table>
<thead>
<tr>
<th>Condition Code (cccc)</th>
<th>Condition Name</th>
<th>Condition Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
</tr>
<tr>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0101</td>
<td>T</td>
<td>always (Unconditional)</td>
</tr>
<tr>
<td>1101</td>
<td>SA</td>
<td>SAT = 1</td>
</tr>
<tr>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>0111</td>
<td>LE</td>
<td>( (S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>1111</td>
<td>GT</td>
<td>( (S xor OV) or Z) = 0</td>
</tr>
</tbody>
</table>
<Arithmetic instruction>

ADD

[Instruction format]
1. ADD reg1, reg2
2. ADD imm5, reg2

[Operation]
1. GR [reg2] ← GR [reg2] + GR [reg1]

[Format]
1. Format I
2. Format II

[Opcode]

<table>
<thead>
<tr>
<th>Format</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>15 0 rrrrr011110RRRRR</td>
</tr>
<tr>
<td>II</td>
<td>15 0 rrrrr010010iiiii</td>
</tr>
</tbody>
</table>

[Flags]

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CY</td>
<td>“1” if a carry occurs from MSB; otherwise, “0”.</td>
</tr>
<tr>
<td>OV</td>
<td>“1” if overflow occurs; otherwise, “0”.</td>
</tr>
<tr>
<td>S</td>
<td>“1” if the operation result is negative; otherwise, “0”.</td>
</tr>
<tr>
<td>Z</td>
<td>“1” if the operation result is “0”; otherwise, “0”.</td>
</tr>
<tr>
<td>SAT</td>
<td>--</td>
</tr>
</tbody>
</table>

[Description]

1. Adds the word data of general-purpose register reg1 to the word data of general-purpose register reg2 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
2. Adds the 5-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg2 and stores the result in general-purpose register reg2.
<Arithmetic instruction>

ADDI

[Instruction format] ADDI imm16, reg1, reg2


[Format] Format VI

[Opcode] 15 0 31 16

[Flags] CY “1” if a carry occurs from MSB; otherwise, “0”.
OV “1” if overflow occurs; otherwise, “0”.
S “1” if the operation result is negative; otherwise, “0”.
Z “1” if the operation result is “0”; otherwise “0”.
SAT --

[Description] Adds the 16-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
Add on condition flag

ADF

[Instruction format] ADF cccc, reg1, reg2, reg3

[Operation] if conditions are satisfied
then GR [reg3] ← GR [reg1] + GR [reg2] +1
else GR [reg3] ← GR [reg1] + GR [reg2] +0

[Format] Format XI

[Opcode] 15 0 31 16
rrrrr111111RRRRR wwwww011101cccc0

[Flags] CY “1” if a carry occurs from MSB; otherwise, “0”.
OV “1” if overflow occurs; otherwise, “0”.
S “1” if the operation result is negative; otherwise, “0”.
Z “1” if the operation result is “0”; otherwise, “0”.
SAT --

[Description] Adds 1 to the result of adding the word data of general-purpose register reg1 to the word data of general-purpose register reg2 and stores the result of addition in general-purpose register reg3, if the condition specified as condition code “cccc” is satisfied.
If the condition specified as condition code “cccc” is not satisfied, the word data of general-purpose register reg1 is added to the word data of general-purpose register reg2, and the result is stored in general-purpose register reg3.
General-purpose registers reg1 and reg2 are not affected. Designate one of the condition codes shown in the following table as [cccc]. (cccc is not equal to 1101.)

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Name</th>
<th>Condition Formula</th>
<th>Condition Code</th>
<th>Name</th>
<th>Condition Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
<td>0101</td>
<td>T</td>
<td>always (Unconditional)</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
<td>0111</td>
<td>LE</td>
<td>((S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
<td>1111</td>
<td>GT</td>
<td>(S xor OV) or Z) = 0</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
<td>(1101)</td>
<td>Setting prohibited</td>
<td></td>
</tr>
</tbody>
</table>
<Logical instruction>

AND

[Instruction format]   AND  reg1, reg2


[Format]   Format I

[Opcode]   15 0

rrrr001010RRRRR

[Flags]   CY   --

OV   0

S   “1” if operation result word data MSB is “1”; otherwise, “0”.

Z   “1” if the operation result is “0”; otherwise, “0”.

SAT   --

[Description]   ANDs the word data of general-purpose register reg2 with the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
<Logical instruction>

ANDI

[Instruction format] ANDI imm16, reg1, reg2


[Format] Format VI

[Opcode] 15 0 31 16

rrrrr110110RRRRR iiiiiiiiiiiiiiiiiiiii

[Flags] CY --

OV 0

S “1” if operation result word data MSB is “1”; otherwise, “0”.

Z “1” if the operation result is “0”; otherwise, “0”.

SAT --

[Description] ANDs the word data of general-purpose register reg1 with the 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
Branch on condition code with 9-bit displacement

**Bcond**

**Instruction format**

Bcond disp9

**Operation**

if conditions are satisfied
then PC ← PC + sign-extend (disp9)

**Format**

Format III

**Opcode**

15 0

\[
\text{dddd}1011\text{dddc}c\text{cc}
\]

`dddd` is the higher 8 bits of disp9.

`cccc` is the condition code of the condition indicated by cond (refer to Table 5-5 Bcond Instructions).

**Flags**

CY --
OV --
S --
Z --
SAD --

**Description**

Checks each PSW flag specified by the instruction and branches if a condition is met; otherwise, executes the next instruction. The PC of branch destination is the sum of the current PC value and the 9-bit displacement (= 8-bit immediate data shifted by 1 and sign-extended to word length).

**Comment**

Bit 0 of the 9-bit displacement is masked to “0”. The current PC value used for calculation is the address of the first byte of this instruction. The displacement value being “0” signifies that the branch destination is the instruction itself.
### Table 5-5. Bcond Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Condition Code (cccc)</th>
<th>Flag Status</th>
<th>Branch Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Signed integer</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BGE</td>
<td>1110</td>
<td>(S xor OV) = 0</td>
<td>Greater than or equal to signed</td>
</tr>
<tr>
<td>BGT</td>
<td>1111</td>
<td>(S = 0 or OV or Z) = 0</td>
<td>Greater than signed</td>
</tr>
<tr>
<td>BLE</td>
<td>0111</td>
<td>(S xor OV or Z) = 1</td>
<td>Less than or equal to signed</td>
</tr>
<tr>
<td>BLT</td>
<td>0110</td>
<td>(S xor OV) = 1</td>
<td>Less than signed</td>
</tr>
<tr>
<td><strong>Unsigned integer</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BH</td>
<td>1011</td>
<td>(CY or Z) = 0</td>
<td>Higher (Greater than)</td>
</tr>
<tr>
<td>BL</td>
<td>0001</td>
<td>CY = 1</td>
<td>Lower (Less than)</td>
</tr>
<tr>
<td>BNH</td>
<td>0011</td>
<td>(CY or Z) = 1</td>
<td>Not higher (Less than or equal)</td>
</tr>
<tr>
<td>BNL</td>
<td>1001</td>
<td>CY = 0</td>
<td>Not lower (Greater than or equal)</td>
</tr>
<tr>
<td><strong>Common</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BE</td>
<td>0010</td>
<td>Z = 1</td>
<td>Equal</td>
</tr>
<tr>
<td>BNE</td>
<td>1010</td>
<td>Z = 0</td>
<td>Not equal</td>
</tr>
<tr>
<td><strong>Others</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BC</td>
<td>0001</td>
<td>CY = 1</td>
<td>Carry</td>
</tr>
<tr>
<td>BF</td>
<td>1010</td>
<td>Z = 0</td>
<td>False</td>
</tr>
<tr>
<td>BN</td>
<td>0100</td>
<td>S = 1</td>
<td>Negative</td>
</tr>
<tr>
<td>BNC</td>
<td>1001</td>
<td>CY = 0</td>
<td>No carry</td>
</tr>
<tr>
<td>BNV</td>
<td>1000</td>
<td>OV = 0</td>
<td>No overflow</td>
</tr>
<tr>
<td>BNZ</td>
<td>1010</td>
<td>Z = 0</td>
<td>Not zero</td>
</tr>
<tr>
<td>BP</td>
<td>1100</td>
<td>S = 0</td>
<td>Positive</td>
</tr>
<tr>
<td>BR</td>
<td>0101</td>
<td>–</td>
<td>Always (unconditional)</td>
</tr>
<tr>
<td>BSA</td>
<td>1101</td>
<td>SAT = 1</td>
<td>Saturated</td>
</tr>
<tr>
<td>BT</td>
<td>0010</td>
<td>Z = 1</td>
<td>True</td>
</tr>
<tr>
<td>BV</td>
<td>0000</td>
<td>OV = 1</td>
<td>Overflow</td>
</tr>
<tr>
<td>BZ</td>
<td>0010</td>
<td>Z = 1</td>
<td>Zero</td>
</tr>
</tbody>
</table>

**Caution** The branch condition loses its meaning if a conditional branch instruction is executed on a signed integer (BGE, BGT, BLE, or BLT) when the saturated operation instruction sets “1” to the SAT flag. In normal operations, if an overflow occurs, the S flag is inverted (0 → 1 or 1 → 0). This is because the result is a negative value if it exceeds the maximum positive value and it is a positive value if it exceeds the maximum negative value. However, when a saturated operation instruction is executed, and if the result exceeds the maximum positive value, the result is saturated with a positive value; if the result exceeds the maximum negative value, the result is saturated with a negative value. Unlike the normal operation, the S flag is not inverted even if an overflow occurs.
<Data manipulation instruction>

**BSH**

**Byte swap halfword**

**Byte swap of halfword data**

**Instruction format**  
BSH  reg2, reg3

**Operation**  

**Format**  
Format XII

**Opcode**  
15 0 31 16

\[rrrrr11111100000 wwwww01101000010\]

**Flags**  
CY  “1” when there is at least one byte value of zero in the lower halfword of the operation result; otherwise, “0”.
OV  0  
S  “1” if operation result word data MSB is “1”; otherwise, “0”.
Z  “1” when lower halfword of operation result is “0”; otherwise, “0”.
SAT  --

**Description**  
Executes endian swap.
<Data manipulation instruction>

**BSW**

Byte swap word

**Byte swap of word data**

**Instruction format**  
BSW  reg2, reg3

**Operation**  

**Format**  
Format XII

**Opcode**  

```
 15 0 31 16
 rrrrr1111100000 wwww01101000000
```

**Flags**  

- **CY**  "1" when there is at least one byte value of zero in the word data of the operation result; otherwise, "0".
- **OV**  0
- **S**  "1" if operation result word data MSB is "1"; otherwise, "0".
- **Z**  "1" if operation result word data is "0"; otherwise, "0".
- **SAT**  --

**Description**  
Executes endian swap.
<Special instruction>

**CALLT**

Subroutine call with table look up

**[Instruction format]**

CALLT imm6

**[Operation]**

CTPC ← PC + 2 (return PC)

CTPSW ← PSW

adr ← CTBP + zero-extend (imm6 logically shift left by 1)

PC ← CTBP + zero-extend (Load-memory (adr, Halfword))

**[Format]**

Format II

**[Opcode]**

15 0

0000010001111111

**[Flags]**

CY --

OV --

S --

Z --

SAT --

**[Description]**

The following steps are taken.

1. Transfers the contents of both return PC and PSW to CTPC and CTPSW.
2. Adds the CTBP value to the 6-bit immediate data, logically left-shifted by 1, and zero-extended to word length, to generate a 32-bit table entry address.
3. Loads the halfword entry data of the address generated in step (2) and zero-extend to word length.
4. Adds the CTBP value to the data generated in step (3) to generate a 32-bit target address.
5. Jumps to the target address.

**Cautions**

1. When an exception occurs during CALLT instruction execution, the execution is aborted after the end of the read/write cycle.
2. In the CALLT instruction memory read operation executed in order to read the table, processor protection is performed.
3. When memory protection (PSW.DMP = 1) is enabled, loading the data for generating a target address from a table allocated in an area to which access from a user program is prohibited cannot be performed.
<Special instruction>

CAXI

Compare and exchange for interlock

Comparison and swap

[Instruction format]  CAXI [reg1], reg2, reg3

[Operation]  

adr ← GR[reg1]\(^{\text{Note}}\)

token ← Load-memory (adr, Word)

result ← GR[reg2] − token

If result == 0

then  Store-memory (adr, GR[reg3], Word)

\[\text{GR[reg3]} \leftarrow \text{token}\]

else  Store-memory(adr, token, Word)

\[\text{GR[reg3]} \leftarrow \text{token}\]

\textbf{Note}  The lower 2 bits of GR [reg1] is masked to 0 as adr.

[Format]  Format XI

[Opcode]  

<table>
<thead>
<tr>
<th>15</th>
<th>031</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{rrrrr}</td>
<td>111111</td>
<td>\text{RRRRR}</td>
</tr>
</tbody>
</table>

[Flags]  

\begin{itemize}
  \item CY  "1" if a borrow occurs in the result operation; otherwise, "0"
  \item OV  "1" if overflow occurs in the result operation; otherwise, "0"
  \item S  "1" if result is negative; otherwise, "0"
  \item Z  "1" if result is 0; otherwise, "0"
  \item SAT --
\end{itemize}

[Description]  

First, the data in general-purpose register reg1 is read and the lower two bits are masked to "0", then a 32-bit address aligned to the word boundary is generated. Word data is read from the generated address, then is compared with the word data in general-purpose register reg2, and the result is indicated by flags in the PSW. Comparison is performed by subtracting the read word data from the word data in general-purpose register reg2. If the comparison result is "0", word data in general-purpose register reg3 is stored in the generated address, otherwise the read word data is stored in the generated address. Afterward, the read word data is stored in general-purpose register reg3. General-purpose registers reg1 and reg2 are not affected.

\textbf{Caution}  This instruction provides an atomic guarantee aimed at exclusive control, and during the period between read and write operations, the target address is not affected by access due to any other cause.
**CLR1**

[Bit manipulation instruction]

**CLR1**

**Clear bit**

**Instruction format**

1. CLR1 bit#3, disp16 [reg1]
2. CLR1 reg2, [reg1]

**Operation**

1. \[adr \leftarrow \text{GR } [\text{reg1}] \text{ + sign-extend (disp16)}\]
   \[\text{token } \leftarrow \text{Load-memory (adr, Byte)}\]
   \[Z \text{ flag } \leftarrow \text{Not (extract-bit (token, bit#3) )}\]
   \[\text{token } \leftarrow \text{clear-bit (token, bit#3) }\]
   \[\text{Store-memory (adr, token, Byte)}\]
2. \[\text{adr } \leftarrow \text{GR } [\text{reg1}]\]
   \[\text{token } \leftarrow \text{Load-memory (adr, Byte)}\]
   \[Z \text{ flag } \leftarrow \text{Not (extract-bit (token, reg2) )}\]
   \[\text{token } \leftarrow \text{clear-bit (token, reg2) }\]
   \[\text{Store-memory (adr, token, Byte)}\]

**Format**

1. Format VIII
2. Format IX

**Opcode**

1. \[10bb111110RRRRRRdddddddddddddd\]
2. \[rrrrr111111RRRRR000000011100100\]

**Flags**

- CY --
- OV --
- S --
- Z “1” if bit specified by operand = “0”, “0” if bit specified by operand = “1”.
- SAT --

**Description**

1. Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Byte data is read from the generated address, then the bits indicated by the 3-bit bit number are cleared (0) and the data is written back to the original address.
2. Reads the word data of general-purpose register reg1 to generate a 32-bit address. Byte data is read from the generated address, the bits indicated by the lower three bits of reg2 are cleared (0), and the data is written back to the original address.
[Comment] The Z flag of PSW indicates the status of the specified bit (0 or 1) before this instruction is executed, and does not indicate the content of the specified bit after this instruction is executed.

Caution This instruction provides an atomic guarantee aimed at exclusive control, and during the period between read and write operations, the target address is not affected by access due to any other cause.
<Data manipulation instruction>

CMOV

Conditional move

Conditional transfer

[Instruction format] (1) CMOV cccc, reg1, reg2, reg3
(2) CMOV cccc, imm5, reg2, reg3

[Operation] (1) if conditions are satisfied
then GR [reg3] ← GR [reg1]
else GR [reg3] ← GR [reg2]
(2) if conditions are satisfied
then GR [reg3] ← sign-extended (imm5)
else GR [reg3] ← GR [reg2]

[Format] (1) Format XI
(2) Format XII

[Opcode] (1)  15 0 31 16
rrrrrl11111RRRRR wwww011001cccc0
(2)  15 0 31 16
rrrrrl11111iiii wwww011000cccc0

[Flags] CY --
OV --
S --
Z --
SAT --
[Description] (1) When the condition specified by condition code “cccc” is met, data in general-purpose register reg1 is transferred to general-purpose register reg3. When that condition is not met, data in general-purpose register reg2 is transferred to general-purpose register reg3. Specify one of the condition codes shown in the following table as “cccc”.

<table>
<thead>
<tr>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
<td>0101</td>
<td>T</td>
<td>Always (unconditional)</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
<td>1101</td>
<td>SA</td>
<td>SAT = 1</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
<td>0111</td>
<td>LE</td>
<td>((S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
<td>1111</td>
<td>GT</td>
<td>((S xor OV) or Z) = 0</td>
</tr>
</tbody>
</table>

(2) When the condition specified by condition code “cccc” is met, 5-bit immediate data sign-extended to word-length is transferred to general-purpose register reg3. When that condition is not met, the data in general-purpose register reg2 is transferred to general-purpose register reg3. Specify one of the condition codes shown in the following table as “cccc”.

<table>
<thead>
<tr>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
<td>0101</td>
<td>T</td>
<td>Always (unconditional)</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
<td>1101</td>
<td>SA</td>
<td>SAT = 1</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
<td>0111</td>
<td>LE</td>
<td>((S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
<td>1111</td>
<td>GT</td>
<td>((S xor OV) or Z) = 0</td>
</tr>
</tbody>
</table>

[Comment] See the description of the SETF instruction.
<Arithmetic instruction>

CMP

[Instruction format]  
(1) CMP reg1, reg2  
(2) CMP imm5, reg2

[Operation]  
(1) result ← GR [reg2] − GR [reg1]  
(2) result ← GR [reg2] − sign-extend (imm5)

[Format]  
(1) Format I  
(2) Format II

[Opcode]  

<table>
<thead>
<tr>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rrrr001111RRRRR</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>0</td>
</tr>
<tr>
<td>rrrr010011iiiii</td>
<td></td>
</tr>
</tbody>
</table>

[Flags]  
CY  “1” if a borrow occurs from MSB; otherwise, “0”.  
OV  “1” if overflow occurs; otherwise, “0”.  
S  “1” if the operation result is negative; otherwise, “0”.  
Z  “1” if the operation result is “0”; otherwise, “0”.  
SAT --

[Description]  
(1) Compares the word data of general-purpose register reg2 with the word data of general-purpose register reg1 and outputs the result through the PSW flags. Comparison is performed by subtracting the reg1 contents from the reg2 word data. General-purpose registers reg1 and reg2 are not affected.

(2) Compares the word data of general-purpose register reg2 with the 5-bit immediate data, sign-extended to word length, and outputs the result through the PSW flags. Comparison is performed by subtracting the sign-extended immediate data from the reg2 word data. General-purpose register reg2 is not affected.
CTRET

Return from CALLT

Return from subroutine call

[Instruction format]  CTRET

[Operation]  
PC ← CTPC
PSW ← CTPSW

[Format]  Format X

[Opcode]  

\[
\begin{array}{c}
  15 \\
  0 \ 31 \ 16 \\
  0000011111000000 \ 0000001010001000
\end{array}
\]

[Flags]  
CY  Value read from CTPSW is set.
OV  Value read from CTPSW is set.
S   Value read from CTPSW is set.
Z   Value read from CTPSW is set.
SAT Value read from CTPSW is set.

[Description]  Loads the return PC and PSW from the appropriate system register and returns from a routine under CALLT instruction. The following steps are taken:
(1)  The return PC and PSW are loaded from the CTPC and CTPSW.
(2)  The values are restored in PC and PSW and the control is transferred to the return address.
<Special instruction>

**DI**

**Disable interrupt**

**Disable EI level maskable exception**

**Instruction format**

**DI**

**Operation**

PSW.ID ← 1 (Disables EI level maskable interrupt)

**Format**

Format X

**Opcode**

\[
\begin{array}{c}
\text{15} \\
\text{031} \\
\text{16}
\end{array}
\]
\[
\begin{array}{c}
0000011111110000 \\
000000101100000
\end{array}
\]

**Flags**

CY --

OV --

S --

Z --

SAT --

ID 1

**Description**

Sets “1” to the ID flag of the PSW to immediately disable the acknowledgement of EI level maskable exceptions.

**Comment**

Overwrite of flags in the PSW by this instruction becomes valid as of the next instruction.
<Special instruction>

Function dispose

DISPOSE

Stack frame deletion

[Instruction format]  
(1) DISPOSE imm5, list12  
(2) DISPOSE imm5, list12, [reg1]

[Operation]  
(1) adr ← sp + zero-extend (imm5 logically shift left by 2)  
    foreach (all regs in list12) {  
        GR[reg in list12] ← Load-memory (adr, Word)\(^{\text{Note}}\)  
        adr ← adr + 4  
    }  
    sp ← adr

(2) adr ← sp + zero-extend (imm5 logically shift left by 2)  
    foreach (all regs in list12) {  
        GR[reg in list12] ← Load-memory (adr, Word)\(^{\text{Note}}\)  
        adr ← adr + 4  
    }  
    sp ← adr

PC ← GR[reg1]

\(^{\text{Note}}\) When loading to memory, the lower 2 bits of adr are masked to 0.

[Format]  
Format XIII

[Opcode]  
(1) \begin{align*}  
15 & 0 \quad 31 \quad 16 \\
0000 & 01100011111 & LLLLLLLLLL00000  
\end{align*}

(2) \begin{align*}  
15 & 0 \quad 31 \quad 16 \\
0000 & 01100011111 & LLLLLLLLLLRRRRR  
\end{align*}

RRRRR ≠ 00000 (Do not specify r0 for reg1.)

The values of LLLLLLLLLLLL are the corresponding bit values shown in register list “list12” (for example, the “L” at bit 21 of the opcode corresponds to the value of bit21 in list12).

list12 is a 32-bit register list, defined as follows.
Bits 31 to 21 and bit 0 correspond to general-purpose registers (r20 to r31), so that when any of these bits is set (1), it specifies a corresponding register operation as a processing target. For example, when r20 and r30 are specified, the values in list12 appear as shown below (register bits that do not correspond, i.e., bits 20 to 1 are set as "Don’t care").

- When all of the register’s non-corresponding bits are "0": 08000001H
- When all of the register’s non-corresponding bits are "1": 081FFFFFFH

**[Flags]**

- CY --
- OV --
- S --
- Z --
- SAT --

**[Description]**

1. Adds the 5-bit immediate data, logically left-shifted by 2 and zero-extended to word length, to sp; returns to general-purpose registers listed in list12 by loading the data from the address specified by sp and adds 4 to sp.
2. Adds the 5-bit immediate data, logically left-shifted by 2 and zero-extended to word length, to sp; returns to general-purpose registers listed in list12 by loading the data from the address specified by sp and adds 4 to sp; and transfers the control to the address specified by general-purpose register reg1.

**[Comment]**

General-purpose registers in list12 are loaded in descending order (r31, r30, ... r20). The imm5 restores a stack frame for automatic variables and temporary data. The lower 2 bits of the address specified by sp is always masked to “0” and aligned to the word boundary.

**Cautions**

1. If an exception occurs while this instruction is being executed, execution of the instruction may be stopped after the read/write cycle and the register value write operation are completed, but sp will retain its original value from before the start of execution. The instruction will be executed again later, after a return from the exception.
2. For instruction format (2) DISPOSE imm5, list12, [reg1], do not specify r0 for reg1.
<Divide instruction>

DIV

Divide word

Division of (signed) word data

[Instruction format]  DIV  reg1, reg2, reg3

[Operation]  

GR [reg2] ← GR [reg2] ÷ GR [reg1]  
GR [reg3] ← GR [reg2] % GR [reg1]

[Format]  Format XI

[Opcode]  

rrrrr111111RRRRR wwwww01011000000

[Flags]  

CY  --
OV  “1” if overflow occurs; otherwise, “0”.
S   “1” if the operation result quotient is negative; otherwise, “0”.
Z   “1” if the operation result quotient is “0”; otherwise, “0”.
SAT --

[Description]  Divides the word data of general-purpose register reg2 by the word data of general-purpose register reg1 and stores the quotient to general-purpose register reg2 with the remainder set to general-purpose register reg3. General-purpose register reg1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.

[Comment]  Overflow occurs when the maximum negative value (80000000H) is divided by −1 with the quotient = 80000000H and when the data is divided by 0 with quotient being undefined.

If reg2 and reg3 are the same register, the remainder is stored in that register.

When an exception occurs during the DIV instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.

Caution  If general-purpose registers reg2 and reg3 are specified as being the same register, the operation result quotient is not stored in reg2, so the flag is undefined.
<Divide instruction>

**DIVH**

<table>
<thead>
<tr>
<th>Divide instruction</th>
<th>Divide halfword</th>
</tr>
</thead>
<tbody>
<tr>
<td>Division of (signed) halfword data</td>
<td></td>
</tr>
</tbody>
</table>

**Instruction format**

1. DIVH reg1, reg2
2. DIVH reg1, reg2, reg3

**Operation**

1. GR [reg2] ← GR [reg2] ÷ GR [reg1]
2. GR [reg2] ← GR [reg2] ÷ GR [reg1]
   GR [reg3] ← GR [reg2] % GR [reg1]

**Format**

1. Format I
2. Format XI

**Opcode**

1. 15 0
   rrrrr000010RRRRR
   RRRR ≠ 00000 (Do not specify r0 for reg1.)
   rrrrr ≠ 00000 (Do not specify r0 for reg2.)

2. 15 0 31 16
   rrrrr111111RRRRR wwwww01010000000

**Flags**

- CY  --
- OV  “1” if overflow occurs; otherwise, “0”.
- S   “1” if the operation result quotient is negative; otherwise, “0”.
- Z   “1” if the operation result quotient is “0”; otherwise, “0”.
- SAT --

**Description**

1. Divides the word data of general-purpose register reg2 by the lower halfword data of general-purpose register reg1 and stores the quotient to general-purpose register reg2. General-purpose register reg1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.

2. Divides the word data of general-purpose register reg2 by the lower halfword data of general-purpose register reg1 and stores the quotient to general-purpose register reg2 with the remainder set to general-purpose register reg3. General-purpose register reg1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.
[Comment]  

(1) The remainder is not stored. Overflow occurs when the maximum negative value (80000000H) is divided by \(-1\) with the quotient = 80000000H and when the data is divided by 0 with quotient being undefined. 

When an exception occurs during the DIVH instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.

(2) Overflow occurs when the maximum negative value (80000000H) is divided by \(-1\) with the quotient = 80000000H and when the data is divided by 0 with quotient being undefined. If reg2 and reg3 are the same register, the remainder is stored in that register. 

When an exception occurs during the DIVH instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.

<table>
<thead>
<tr>
<th>Cautions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. If general-purpose registers reg2 and reg3 are specified as being the same register, the operation result quotient is not stored in reg2, so the flag is undefined.</td>
</tr>
<tr>
<td>2. Do not specify r0 as reg1 and reg2 for DIVH reg1 and reg2 in instruction format (1).</td>
</tr>
</tbody>
</table>
<Divide instruction>

DIVHU

Divide halfword unsigned

Division of (unsigned) halfword data

[Instruction format] DIVHU  reg1, reg2, reg3

GR [reg3] ← GR [reg2] % GR [reg1]

[Format] Format XI

[Opcode] 15 0 31 16
 rr rr rl11111 RR RRR R wwwww01010000010

[Flags] CY --
OV “1” if overflow occurs; otherwise, “0”.
S “1” when the operation result quotient word data is “1”; otherwise, “0”
Z “1” if the operation result quotient is “0”; otherwise, “0”.
SAT --

[Description] Divides the word data of general-purpose register reg2 by the lower halfword data of general-purpose register reg1 and stores the quotient to general-purpose register reg2 with the remainder set to general-purpose register reg3. General-purpose register reg1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.

[Comment] Overflow occurs by division by zero (with the operation result being undefined).
If reg2 and reg3 are the same register, the remainder is stored in that register.
When an exception occurs during the DIVHU instruction execution, the execution is aborted to process the exception. The execution resumes at the original instruction address upon returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.

Caution If general-purpose registers reg2 and reg3 are specified as being the same register, the operation result quotient is not stored in reg2, so the flag is undefined.
<High-speed divide instructions>

DIVQ

Divide word quickly

Division of (signed) word data (variable steps)

[Instruction format] DIVQ reg1, reg2, reg3

[Operation]
GR [reg2] ← GR [reg2] ÷ GR [reg1]
GR [reg3] ← GR [reg2] % GR [reg1]

[Format] Format XI

[Opcode] 15 0 31 16
rrrrr111111RRRRR wwww0101111100

[Flags] CY --
OV "1" when overflow occurs; otherwise, "0".
S "1" when operation result quotient is a negative value; otherwise, "0".
Z "1" when operation result quotient is a "0"; otherwise, "0".
SAT --

[Description] Divides the word data in general-purpose register reg2 by the word data in general-purpose register reg1, stores the quotient in reg2, and stores the remainder in general-purpose register reg3. General-purpose register reg1 is not affected. The minimum number of steps required for division is determined from the values in reg1 and reg2, then this operation is executed. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.

[Comment] (1) Overflow occurs when the maximum negative value (80000000H) is divided by -1 (with the quotient = 80000000H) and when the data is divided by 0 with the quotient being undefined. If reg2 and reg3 are the same register, the remainder is stored in that register.
When an exception occurs during execution of this instruction, the execution is aborted. After exception processing is completed, the execution resumes at the original instruction address when returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.
(2) The smaller the difference in the number of valid bits between reg1 and reg2, the smaller the number of execution cycles. In most cases, the number of instruction cycles is smaller than that of the ordinary division instruction. If data of 16-bit integer type is divided by another 16-bit integer type data, the difference in the number of valid bits is 15 or less, and the operation is completed within 20 cycles.

Cautions 1. If general-purpose registers reg2 and reg3 are specified as being the same register, the operation result quotient is not stored in reg2, so the flag is undefined.
2. For the accurate number of execution cycles, refer to C.2 Clock Requirements.
3. If the number of execution cycles must always be constant to guarantee real-time features, use the ordinary division instruction.
## High-speed divide instructions

### DIVQU

**Divide word unsigned quickly**

**Division of (unsigned) word data (variable steps)**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>DIVQU  reg1, reg2, reg3</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operation</strong></td>
<td>GR [reg2] ← GR [reg2] + GR [reg1]</td>
</tr>
<tr>
<td></td>
<td>GR [reg3] ← GR [reg2] % GR [reg1]</td>
</tr>
<tr>
<td><strong>Format</strong></td>
<td>Format XI</td>
</tr>
<tr>
<td><strong>Opcode</strong></td>
<td>0000 0000 0001 0000 0000 0000 0000 0000</td>
</tr>
<tr>
<td><strong>Flags</strong></td>
<td>CY --</td>
</tr>
<tr>
<td></td>
<td>OV “1” when overflow occurs; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>S  “1” when operation result quotient is a negative value; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>Z  “1” when operation result quotient is a “0”; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>SAT --</td>
</tr>
</tbody>
</table>

**Description**

Divides the word data in general-purpose register reg2 by the word data in general-purpose register reg1, stores the quotient in reg2, and stores the remainder in general-purpose register reg3. General-purpose register reg1 is not affected.

The minimum number of steps required for division is determined from the values in reg1 and reg2, then this operation is executed. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.

**Comment**

1. An overflow occurs when there is division by zero (the operation result is undefined). If reg2 and reg3 are the same register, the remainder is stored in that register.

2. When an exception occurs during execution of this instruction, the execution is aborted. After exception processing is completed, using the return address as this instruction’s start address, the execution resumes when returning from the exception. General-purpose register reg1 and general-purpose register reg2 retain their values prior to execution of this instruction.

3. The smaller the difference in the number of valid bits between reg1 and reg2, the smaller the number of execution cycles. In most cases, the number of instruction cycles is smaller than that of the ordinary division instruction. If data of 16-bit integer type is divided by another 16-bit integer type data, the difference in the number of valid bits is 15 or less, and the operation is completed within 20 cycles.

### Cautions

1. If general-purpose registers reg2 and reg3 are specified as being the same register, the operation result quotient is not stored in reg2, so the flag is undefined.
2. For the accurate number of execution cycles, refer to C.2 Clock Requirements.
3. If the number of execution cycles must always be constant to guarantee real-time features, use the ordinary division instruction.
## Divide instruction

**DIVU**

### Divide word unsigned

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>DIVU r1, r2, r3</th>
</tr>
</thead>
</table>

### Operation

- GR [r2] ← GR [r2] ÷ GR [r1]
- GR [r3] ← GR [r2] % GR [r1]

### Format

Format XI

### Opcode

```
   15  0   31  16
```

### Flags

- CY --
- OV “1” if overflow occurs; otherwise, “0”.
- S “1” when operation result quotient word data MSB is “1”; otherwise, “0”.
- Z “1” if the operation result quotient is “0”; otherwise, “0”.
- SAT --

### Description

Divides the word data of general-purpose register r2 by the word data of general-purpose register r1 and stores the quotient to general-purpose register r2 with the remainder set to general-purpose register r3. General-purpose register r1 is not affected. When division by zero occurs, an overflow results and all operation results except for the OV flag are undefined.

### Comment

When an exception occurs during the DIVU instruction execution, the execution is aborted to process the exception.

If r2 and r3 are the same register, the remainder is stored in that register.

The execution resumes at the original instruction address upon returning from the exception.

General-purpose register r1 and general-purpose register r2 retain their values prior to execution of this instruction.

### Caution

If general-purpose registers r2 and r3 are specified as being the same register, the operation result quotient is not stored in r2, so the flag is undefined.
### EI

**Enable interrupt**

**Enable EI level maskable exception**

#### [Instruction format]
EI

#### [Operation]
PSW.ID ← 0 (enables EI level maskable exception)

#### [Format]
Format X

#### [Opcode]
```
15 0 31 16
1000011111100000 000000101100000
```

#### [Flags]
- CY  --
- OV  --
- S   --
- Z   --
- SAT --
- ID  0

#### [Description]
Clears the ID flag of the PSW to “0” and enables the acknowledgement of maskable exceptions starting the next instruction.
<Special instruction>

**EIRET**

Return from trap or interrupt

Return from EL level exception

[Instruction format] EIRET

[Operation] PC ← EIPC
PSW ← EIPSW

[Format] Format X

[Opcode] 15  0  31  16

\[
0000011111100000 0000000101001000
\]

[Flags] CY Value read from EIPSW is set
OV Value read from EIPSW is set
S  Value read from EIPSW is set
Z  Value read from EIPSW is set
SAT Value read from EIPSW is set

[Description] Returns execution from an EI level exception. The return PC and PSW are loaded from the EIPC and EIPSW registers and set in the PC and PSW, and control is passed. When EP = 0, completed execution of the exception routine is reported externally (to the interrupt controller, etc.).
<Special instruction>

FERET

Return from trap or interrupt

Return from FE level exception

[Instruction format]  FERET

[Operation]  
PC ← FEPC  
PSW ← FEPSW

[Format]  Format X

[Opcode]  
15 0 31 16  
0000011111100000 0000000101001010

[Flags]  
CY  Value read from FEPSW is set  
OV  Value read from FEPSW is set  
S  Value read from FEPSW is set  
Z  Value read from FEPSW is set  
SAT  Value read from FEPSW is set

[Description]  Returns execution from an FE level exception. The return PC and PSW are loaded from the FEPC and FEPSW registers and set in the PC and PSW, and control is passed. When EP = 0, completed execution of the exception routine is reported externally (to the interrupt controller and elsewhere).
FE-level Trap

[Instruction format] FETRAP vector4

[Operation]
FEPC ← PC + 2 (return PC)
FEPSW ← PSW
ECR.FECC ← exception code (31H-3FH)
FEIC ← exception code (31H-3FH)
PSW.EP ← 1
PSW.ID ← 1
PSW.NP ← 1

If (MPM.AUE==1) is satisfied
then PSW.IMP ← 0
PSW.DMP ← 0
PSW.NPV ← 0
PC ← 00000030H

[Format] Format I

[Opcode] 15 0
0vvvv00001000000

Where vvvv is vector4.
Do not set 0H to vector4 (vvvv ≠ 0000).

[Flags] CY --
OV --
S --
Z --
SAT --

[Description] Saves the contents of the return PC (address of the instruction next to the FETRAP instruction) and the current contents of the PSW to FEPC and FEPSW, respectively, stores an exception source code in the FEIC register and ECR.FECC bit, and sets (1) the PSW.NP, EP, and ID bits. If the MPM.AUE bit is set (1), it clears (0) the PSW.NPV, DMP, and IMP bits. Execution then branches to the exception handler address (00000030H) and exception processing is started.
<Special instruction>

HALT

[Instruction format] HALT

[Operation] Instruction execution is halted until the HALT state release request is generated.

[Format] Format X

[Opcode] 15 0 31 16

0000011111100000 000000100100000

[Flags] CY --

OV --

S --

Z --

SAT --

[Description] Places the system in the HALT state.
Occurrence of the HALT state release request will return the system to normal execution status.
If an exception is acknowledged while the system is in HALT state, the return PC of that exception
is the PC of the instruction that follows the HALT instruction.
A HALT state release request is input when the following exception requests occur.

- Reset input (RESET)
- EI level maskable interrupt input (INT0 to INT127)
- FE level maskable interrupt input (FEINT)
- FE level non-maskable interrupt input (FENMI)
- System error exception (SYSERR)

Even if the conditions for acknowledging the above exceptions are not satisfied (due to the ID or NP
value), as long as a HALT mode release request exists, HALT state is released (for example, even
if ID = 1, HALT state is released when INT0 occurs).

[Comment] The HALT status is not released if interrupt inputs (INT0 to INT127, FEINT, and FENMI) are
"disabled" by the following registers of the interrupt controller.

- EI level interrupt control registers (EIC0 to EIC255)
- EI level interrupt mask registers (IMR0 to IMR15)
<Data manipulation instructions>

**HSH**

Halfword swap halfword

**HSH**

Halfword swap of halfword data

**[Instruction format]**

HSH reg2, reg3

**[Operation]**

GR [reg3] ← GR [reg2]

**[Format]**

Format XII

**[Opcode]**

```
15 0 31 16
rrrrr11111000000 wwwww01101000110
```

**[Flags]**

- **CY**: “1” if the lower halfword of the operation result is “0”; otherwise, “0”.
- **OV**: 0
- **S**: “1” if operation result word data MSB is “1”; otherwise, “0”.
- **Z**: “1” if the lower halfword of the operation result is “0”; otherwise, “0”.
- **SAT**: --

**[Description]**

Stores the content of general-purpose register reg2 in general-purpose register reg3, and stores the flag judgment result in PSW.
<table>
<thead>
<tr>
<th>Instruction format</th>
<th>HSW reg2, reg3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Format</td>
<td>Format XII</td>
</tr>
<tr>
<td>Opcode</td>
<td>15 0 31 16</td>
</tr>
<tr>
<td>Flags</td>
<td>CY &quot;1&quot; when there is at least one halfword of zero in the word data of the operation result; otherwise, &quot;0&quot;. OV 0 S &quot;1&quot; if operation result word data MSB is &quot;1&quot;; otherwise, &quot;0&quot;. Z &quot;1&quot; if operation result word data is &quot;0&quot;; otherwise, &quot;0&quot;. SAT --</td>
</tr>
<tr>
<td>Description</td>
<td>Executes endian swap.</td>
</tr>
</tbody>
</table>
<Branch instruction>

JARL

Jump and register link

Branch and register link

[Instruction format]  
(1) JARL disp22, reg2  
(2) JARL disp32, reg1

[Operation]  
(1) GR [reg2] ← PC + 4  
   PC ← PC + sign-extend (disp22)  
(2) GR [reg1] ← PC + 6  
   PC ← PC + disp32

[Format]  
(1) Format V  
(2) Format VI

[Opcode]  
(1)  
\[rrrrr11110dddddd ddddddddddddddd0\]  
ddddddddddddddddddd is the higher 21 bits of disp22.  
rrrrr ≠ 00000 (Do not specify r0 for reg2.)

(2)  
\[0000010111RRRRR ddddddddddddd0 DDDDDDDDDDDDDDD\]  
DDDDDDDDDDDDDDDDddddddddddddddd is the higher 31 bits of disp32.  
RRRRR ≠ 00000 (Do not specify r0 for reg1.)

[Flags]  
CY  --  
OV  --  
S  --  
Z  --  
SAT  --

[Description]  
(1) Saves the current PC value + 4 in general-purpose register reg2, adds the 22-bit displacement data, sign-extended to word length, to PC; stores the value in and transfers the control to PC. Bit 0 of the 22-bit displacement is masked to “0”.

(2) Saves the current PC value + 6 in general-purpose register reg1, adds the 32-bit displacement data to PC and stores the value in and transfers the control to PC. Bit 0 of the 32-bit displacement is masked to “0”.

The current PC value used for calculation is the address of the first byte of this instruction itself. The jump destination is this instruction with the displacement value = 0. JARL instruction corresponds to the call function of the subroutine control instruction, and saves the return PC address in either reg1 or reg2. JMP instruction corresponds to the return function of the subroutine control instruction, and can be used to specify general-purpose register containing the return address as reg1 to the return PC.

**Caution**

Do not specify r0 for reg2 in instruction format (1) JARL disp22, reg2.

Do not specify r0 for reg1 in instruction format (2) JARL disp32, reg1.
### JMP

**Unconditional branch (register relative)**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>(1) JMP [reg1]</th>
<th>(2) JMP disp32 [reg1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Operation]</td>
<td>(1) PC ← GR [reg1]</td>
<td>(2) PC ← GR [reg1] + disp32</td>
</tr>
<tr>
<td>[Format]</td>
<td>(1) Format I</td>
<td>(2) Format VI</td>
</tr>
<tr>
<td>[Opcode]</td>
<td><img src="https://example.com/opcode_format" alt="Opcode Format" /></td>
<td></td>
</tr>
<tr>
<td>[Flags]</td>
<td>CY --</td>
<td>OV --</td>
</tr>
<tr>
<td></td>
<td>S --</td>
<td>Z --</td>
</tr>
<tr>
<td></td>
<td>SAT --</td>
<td></td>
</tr>
</tbody>
</table>
| [Description]      | (1) Transfers the control to the address specified by general-purpose register reg1. Bit 0 of the address is masked to “0”.
|                    | (2) Adds the 32-bit displacement to general-purpose register reg1, and transfers the control to the resulting address. Bit 0 of the address is masked to “0”.
| [Comment]          | Using this instruction as the subroutine control instruction requires the return PC to be specified by general-purpose register reg1.
<Branch instruction>

JR

Jump relative

Unconditional branch (PC relative)

[Instruction format] (1) JR disp22
(2) JR disp32

[Operation] (1) PC ← PC + sign-extend (disp22)
(2) PC ← PC + disp32

[Format] (1) Format V
(2) Format VI

[Opcode] (1) 0000011110dddddd ddddddddddddddd0

[Flags] CY --
OV --
S --
Z --
SAT --

[Description] (1) Adds the 22-bit displacement data, sign-extended to word length, to the current PC and stores the value in and transfers the control to PC. Bit 0 of the 22-bit displacement is masked to "0".
(2) Adds the 32-bit displacement data to the current PC and stores the value in PC and transfers the control to PC. Bit 0 of the 32-bit displacement is masked to "0".

[Comment] The current PC value used for calculation is the address of the first byte of this instruction itself. The displacement value being "0" signifies that the branch destination is the instruction itself.
**Load instruction**

LD.B

Load byte

Load of (signed) byte data

**Instruction format**

1. LD.B disp16 [reg1], reg2
2. LD.B disp23 [reg1], reg3

**Operation**

1. adr ← GR [reg1] + sign-extend (disp16)
   
   GR [reg2] ← sign-extend (Load-memory (adr, Byte))

2. adr ← GR [reg1] + sign-extend (disp23)
   
   GR [reg3] ← sign-extend (Load-memory (adr, Byte))

**Format**

1. Format VII
2. Format XIV

**Opcode**

1. 15 031 16
   
   rrrrr111000RRRRR dddddddddd

   Where RRRRR = reg1, wwwww = reg3.

   ddddddd is the lower 7 bits of disp23.

   DDDDDDDDDDDDDDDDD is the higher 16 bits of disp23.

2. 15 031 1647 32

   000001101100RRRRR "www"ddddd0101 DDDDDDDDDDDDDDDDDDD

**Flags**

CY --

OV --

S --

Z --

SAT --

**Description**

1. Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-
   extended to word length, to generate a 32-bit address. Byte data is read from the generated
   address, sign-extended to word length, and stored in general-purpose register reg2.

2. Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-
   extended to word length, to generate a 32-bit address. Byte data is read from the generated
   address, sign-extended to word length, and stored in general-purpose register reg3.
<Load instruction>

**LD.BU**

*Load byte unsigned*

*Load of (unsigned) byte data*

---

**Instruction format**

1. `LD.BU disp16 [reg1] , reg2`
2. `LD.BU disp23 [reg1] , reg3`

**Operation**

1. `adr ← GR [reg1] + sign-extend (disp16)`
   
   `GR [reg2] ← zero-extend (Load-memory (adr, Byte))`

2. `adr ← GR [reg1] + sign-extend (disp23)`
   
   `GR [reg3] ← zero-extend (Load-memory (adr, Byte))`

**Format**

1. Format VII
2. Format XIV

**Opcode**

1. `rrrrr1110bRRRRR dddddddddddd1`
   
   *dddddddddddddd* is the higher 15 bits of disp16, and *b* is bit 0 of disp16.
   
   **rrrrr ≠ 00000** (Do not specify r0 for reg2.)

2. `00000111101RRRRR wwwwwddddddd0101 DDDDDDDDDDDDD`
   
   *Where RRRR = reg1, wwww = reg3.*
   
   *ddddddd* is the lower 7 bits of disp23.
   
   *DDDDDDDDDDDDDDDD* is the higher 16 bits of disp23.

**Flags**

- CY --
- OV --
- S --
- Z --
- SAT --

**Description**

1. Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Byte data is read from the generated address, zero-extended to word length, and stored in general-purpose register reg2.

2. Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address. Byte data is read from the generated address, zero-extended to word length, and stored in general-purpose register reg3.

---

**Caution**

Do not specify r0 for reg2.
Load halfword

LD.H

Load of (unsigned) halfword data

[Instruction format] (1) LD.H disp16 [reg1], reg2
   (2) LD.H disp23 [reg1], reg3

[Operation] (1) adr ← GR [reg1] + sign-extend (disp16)
     GR [reg2] ← sign-extend (Load-memory (adr, Halfword) )
   (2) adr ← GR [reg1] + sign-extend (disp23)
     GR [reg3] ← sign-extend (Load-memory (adr, Halfword) )

[Format] (1) Format VII
   (2) Format XIV

[Opcode] (1) 15 031 16
   rrrrr111001RRRRR dddddd
   Where dddddd is the higher 15 bits of disp16.
   15 031 1647 32

   (2) 00000111100RRRRR wwwwwddddd00111 DDDDDDDDDDDDDDD
   Where RRRRR = reg1, wwwww = reg3.
   dddddd is the lower side bits 6 to 1 of disp23.
   DDDDDDDDDDDDDDD is the higher 16 bits of disp23.

[Flags] CY --
   OV --
   S --
   Z --
   SAT --

[Description] (1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-
   extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit
   address, sign-extended to word length, and stored in general-purpose register reg2.

(2) Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-
   extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit
   address, sign-extended to word length, and stored in general-purpose register reg3.
Load halfword unsigned

**LD.HU**

Load of (signed) halfword data

**Instruction format**

1. \( \text{LD.HU} \ \text{disp16} \ [\text{reg1}] , \ \text{reg2} \)
2. \( \text{LD.HU} \ \text{disp23} \ [\text{reg1}] , \ \text{reg3} \)

**Operation**

1. \( \text{adr} \leftarrow \text{GR} \ [\text{reg1}] + \text{sign-extend} \ (\text{disp16}) \)
   \( \text{GR} \ [\text{reg2}] \leftarrow \text{zero-extend} \ (\text{Load-memory} \ (\text{adr}, \ \text{Halfword})) \)
2. \( \text{adr} \leftarrow \text{GR} \ [\text{reg1}] + \text{sign-extend} \ (\text{disp23}) \)
   \( \text{GR} \ [\text{reg3}] \leftarrow \text{zero-extend} \ (\text{Load-memory} \ (\text{adr}, \ \text{Halfword})) \)

**Format**

1. Format VII
2. Format XIV

**Opcode**

1. \[
\begin{array}{cccc}
15 & 031 & 16 & \text{rrrrlllllIRRRRR} \text{dddaddaddddddd}d1
\end{array}
\]
   Where \( \text{dddaddaddddddd}d \) is the higher 15 bits of \( \text{disp16} \).
   \( \text{rrrr} \neq 00000 \) (Do not specify \( r0 \) for \text{reg2}.)

2. \[
\begin{array}{cccc}
15 & 031 & 1647 & 32
\end{array}
\begin{array}{cccc}
\text{D} & \text{D} & \text{D} & \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D} \text{D}
\end{array}
\]
   Where \( \text{RRRR} = \text{reg1}, \ \text{wwwwww} = \text{reg3} \).
   \( \text{dddadd} \) is the lower side bits 6 to1 of \( \text{disp23} \).
   \( \text{DDD} \text{DDD} \text{DDD} \text{DDD} \text{DDD} \) is the higher 16 bits of \( \text{disp23} \).

**Flags**

- CY --
- OV --
- S --
- Z --
- SAT --

**Description**

1. Adds the word data of general-purpose register \( \text{reg1} \) to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and stored in general-purpose register \( \text{reg2} \).
2. Adds the word data of general-purpose register \( \text{reg1} \) to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address. Halfword data is read from this address, zero-extended to word length, and stored in general-purpose register \( \text{reg3} \).

**Caution**

Do not specify \( r0 \) for \( \text{reg2} \).
### Load instruction

**LD.W**

**Load word**

**Load of word data**

**Instruction format**
- (1) LD.W disp16 [reg1], reg2
- (2) LD.W disp23 [reg1], reg3

**Operation**
- (1) adr ← GR [reg1] + sign-extend (disp16)
  
  GR [reg2] ← Load-memory (adr, Word)

- (2) adr ← GR [reg1] + sign-extend (disp23)
  
  GR [reg3] ← Load-memory (adr, Word)

**Format**
- (1) Format VII
- (2) Format XIV

**Opcode**

1. \[15 031 16\]

Where \[dddddddddddddddd\] is the higher 15 bits of disp16.

2. \[15 031 1647 32\]

Where \[RRRRR\] = reg1, \[wwwwww\] = reg3.

\[dddddd\] is the lower side bits 6 to 1 of disp23.

\[DDDDDDDDDDDDDDDD\] is the higher 16 bits of disp23.

**Flags**

- CY --
- OV --
- S --
- Z --
- SAT --

**Description**

1. Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Word data is read from this 32-bit address, and stored in general-purpose register reg2.

2. Adds the word data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address. Word data is read from this address, and stored in general-purpose register reg3.
<Special instruction>

**LDSR**

Load to system register

Load to system register

**Instruction format**

LDSR  reg2, regID

**Operation**

SR [regID] ← GR [reg2]

**Format**

Format IX

**Opcode**

\[
\begin{array}{cccccc}
15 & 0 & 31 & 16 & rrrrr & RRRRR \\
0000000000100000 & \\
\end{array}
\]

**Caution**
The fields to define reg1 and reg2 are swapped in this instruction. “RRR” is normally used for reg1 that is the source operand, and “rrr” is represented by reg2 that is the destination operand. In this instruction, “RRR” is used for the source operand that is represented by reg2, and “rrr” is used for the register destination.

**Flags**

<table>
<thead>
<tr>
<th>CY</th>
<th>OV</th>
<th>S</th>
<th>Z</th>
<th>SAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

**Description**

Loads the word data of general-purpose register reg2 to a system register specified by the system register number (regID). General-purpose register reg2 is not affected.

**Caution**
The system register number regID is to identify a system register. Accessing system registers that are reserved or write-prohibited is prohibited.
<Multiply-accumulate instruction>

MAC

Multiply and add word

Multiply-accumulate for (signed) word data

[Instruction format] \[MAC \text{ reg1, reg2, reg3, reg4}\]

[Operation] \[GR [\text{reg4+1}] \| GR [\text{reg4}] \leftarrow GR [\text{reg2}] \times GR [\text{reg1}] + GR [\text{reg3+1}] \| GR [\text{reg3}]\]

[Format] Format XI

[Opcode] \begin{tabular}{cccc}
15 & 0 & 31 & 16 \\
rrrr & 1 & 1 & 1 & 1 & 1 & 1 & 1 & RRR & RRR & wwww & 0 & 0 & 1 & 1 & 1 & 1 & 0 & mmm & mmm & 0 \ 
\end{tabular}

[Flags] CY --
OV --
S --
Z --
SAT --

[Description] Multiplies the word data in general-purpose register reg2 by the word data in general-purpose register reg1, then adds the result (64-bit data) to 64-bit data consisting of the lower 32 bits of general-purpose register reg3 and the data in general-purpose register reg3+1 (for example, this would be “r7” if the reg3 value is r6 and “1” is added) as the higher 32 bits. Of the result (64-bit data), the higher 32 bits are stored in general-purpose register reg4+1 and the lower 32 bits are stored in general-purpose register reg4.

The contents of general-purpose registers reg1 and reg2 are handled as 32-bit signed integers. This has no effect on general-purpose register reg1, reg2, reg3, or reg3+1.

[Caution] General-purpose registers that can be specified as reg3 or reg4 must be an even-numbered register (r0, r2, r4, ..., r30). The result is undefined if an odd-numbered register (r1, r3, ..., r31) is specified.
<Multiply-accumulate instruction>

MACU

Multiply and add word unsigned

Multiply-accumulate for (unsigned) word data

[Instruction format] MACU  reg1, reg2, reg3, reg4


[Format] Format XI

[Opcode] 15 0 31 16
rrrrr111111RRRRR
wwww0011111mmmm0

[Flags] CY --
OV --
S  --
Z  --
SAT --

[Description] Multiplies the word data in general-purpose register reg2 by the word data in general-purpose register reg1, then adds the result (64-bit data) to 64-bit data consisting of the lower 32 bits of general-purpose register reg3 and the data in general-purpose register reg3+1 (for example, this would be “r7” if the reg3 value is r6 and “1” is added) as the higher 32 bits. Of the result (64-bit data), the higher 32 bits are stored in general-purpose register reg4+1 and the lower 32 bits are stored in general-purpose register reg4.

The contents of general-purpose registers reg1 and reg2 are handled as 32-bit signed integers. This has no effect on general-purpose register re1, reg2, reg3, or reg3+1.

Caution General-purpose registers that can be specified as reg3 or reg4 must be an even-numbered register (r0, r2, r4, ..., r30). The result is undefined if an odd-numbered register (r1, r3, ..., r31) is specified.
<Arithmetic instruction>

MOV

Move register/immediate (5-bit) /immediate (32-bit)

[Instruction format]
(1) MOV reg1, reg2
(2) MOV imm5, reg2
(3) MOV imm32, reg1

[Operation]
(1) GR [reg2] ← GR [reg1]
(2) GR [reg2] ← sign-extend (imm5)
(3) GR [reg1] ← imm32

[Format]
(1) Format I
(2) Format II
(3) Format VI

[Opcode]

| 15 | 0 |
---|---|
(1) | 00000000RRRRR |
   | rrrrr ≠ 00000 (Do not specify r0 for reg2.) |
(2) | 000001100001RRRRR |
   | i (bits 31 to 16) refers to the lower 16 bits of 32-bit immediate data. |
   | I (bits 47 to 32) refers to the higher 16 bits of 32-bit immediate data. |
(3) | 000001100001RRRRR | iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii |
   | i (bits 31 to 16) refers to the lower 16 bits of 32-bit immediate data. |
   | I (bits 47 to 32) refers to the higher 16 bits of 32-bit immediate data. |

[Flags]
CY --
OV --
S --
Z --
SAT --

[Description]
(1) Copies and transfers the word data of general-purpose register reg1 to general-purpose register reg2. General-purpose register reg1 is not affected.
(2) Copies and transfers the 5-bit immediate data, sign-extended to word length, to general-purpose register reg2.
(3) Copies and transfers the 32-bit immediate data to general-purpose register reg1.

Caution
Do not specify r0 as reg2 in MOV reg1, reg2 for instruction format (1) or in MOV imm5, reg2 for instruction format (2).
### Arithmetic instruction

**MOVEA**

#### Move effective address

**Effective address transfer**

**Instruction format**

MOVEA imm16, reg1, reg2

**Operation**

GR [reg2] ← GR [reg1] + sign-extend (imm16)

**Format**

Format VI

**Opcode**

<table>
<thead>
<tr>
<th>15</th>
<th>0 31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rrrr1100001RRRRR</td>
<td>iiiiiiiiiiiiiiiii</td>
<td>rrrr ≠ 00000 (Do not specify r0 for reg2.)</td>
</tr>
</tbody>
</table>

**Flags**

<table>
<thead>
<tr>
<th>CY</th>
<th>OV</th>
<th>S</th>
<th>Z</th>
<th>SAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

**Description**

Adds the 16-bit immediate data, sign-extended to word length, to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. Neither general-purpose register reg1 nor the flags is affected.

**Comment**

This instruction is to execute a 32-bit address calculation with the PSW flag value unchanged.

---

**Caution**

Do not specify r0 for reg2.
MOVHI

[Instruction format] MOVHI imm16, reg1, reg2


[Format] Format VI

[Opcode] 15 0 31 16

rrrrr110010RRRRRRiiiiiiiiiiiiii

rrrr ≠ 00000 (Do not specify r0 for reg2.)

[Flags] CY --

OV --

S --

Z --

SAT --

[Description] Adds the word data with its higher 16 bits specified as the 16-bit immediate data and the lower 16 bits being “0” to the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. Neither general-purpose register reg1 nor the flags is affected.

[Comment] This instruction is to generate the higher 16 bits of a 32-bit address.

Caution Do not specify r0 for reg2.
Multiply instruction

*MUL*

Multiply word by register/immediate (9-bit)

**Multiplication of (signed) word data**

**[Instruction format]**

1. MUL reg1, reg2, reg3
2. MUL imm9, reg2, reg3

**[Operation]**


**[Format]**

1. Format XI
2. Format XII

**[Opcode]**

1. \[
\begin{array}{cccc}
15 & 0 & 31 & 16 \\
\end{array}
\]
\[
\begin{array}{cccc}
rrrrr & 1111111 & RRRRR & wwwww01000100000 \\
15 & 0 & 31 & 16 \\
\end{array}
\]

2. \[
\begin{array}{cccc}
15 & 0 & 31 & 16 \\
\end{array}
\]
\[
\begin{array}{cccc}
rrrrr & 111111111 & iiiii & wwwww01001III100 \\
\end{array}
\]

*iiii* are the lower 5 bits of 9-bit immediate data.

*III* are the higher 4 bits of 9-bit immediate data.

**[Flags]**

- CY --
- OV --
- S --
- Z --
- SAT --

**[Description]**

1. Multiplies the word data in general-purpose register reg2 by the word data in general-purpose register reg1, then stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2.

   The contents of general-purpose registers reg1 and reg2 are handled as 32-bit signed integers.

   General-purpose register reg1 is not affected.

2. Multiplies the word data in general-purpose register reg2 by 9-bit immediate data, extended to word length, then stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2.

**[Comment]**

When general-purpose register reg2 and general-purpose register reg3 are the same register, only the higher 32 bits of the multiplication result are stored in the register.
<Multiply instruction>

**Multiply halfword by register/immediate (5-bit)**

**MULH**

**Multiplication of (signed) halfword data**

### Instruction format

1. MULH reg1, reg2
2. MULH imm5, reg2

### Operation


### Format

1. Format I
2. Format II

### Opcode

1. 
   
   \[
   \begin{array}{c}
   \mathbf{rrrrr}000111\mathbf{RRRRR} \\
   \end{array}
   \]
   
   \[rrrrr \neq 00000 \ (\text{Do not specify r0 for reg2.})\]
   
   \[
   \begin{array}{c}
   \mathbf{15} \ 0 \\
   \end{array}
   \]

2. 
   
   \[
   \begin{array}{c}
   \mathbf{rrrrr}010111\mathbf{iimi} \\
   \end{array}
   \]

   \[rrrrr \neq 00000 \ (\text{Do not specify r0 for reg2.})\]

### Flags

- CY --
- OV --
- S --
- Z --
- SAT --

### Description

1. Multiplies the lower halfword data of general-purpose register reg2 by the halfword data of general-purpose register reg1 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
2. Multiplies the lower halfword data of general-purpose register reg2 by the 5-bit immediate data, sign-extended to halfword length, and stores the result in general-purpose register reg2.

### Comment

In the case of a multiplier or a multiplicand, the higher 16 bits of general-purpose registers reg1 and reg2, are ignored.

### Caution

Do not specify r0 for reg2.
<Multiply instruction>

### MULHI

Multiply halfword by immediate (16-bit)

Multiplication of (signed) halfword immediate data

**Instruction format**

\[ \text{MULHI} \text{ imm16, reg1, reg2} \]

**Operation**

\[ \text{GR [reg2]} \leftarrow \text{GR [reg1]} \times \text{imm16} \]

**Format**

Format VI

**Opcode**

\[
\begin{array}{cccccc}
15 & 0 & 31 & 16 & \text{rrrr} & \text{i111111111111111}
\end{array}
\]

\( \text{rrrr} \neq 00000 \) (Do not specify r0 for reg2.)

**Flags**

- CY --
- OV --
- S --
- Z --
- SAT --

**Description**

Multiplies the lower halfword data of general-purpose register reg1 by the 16-bit immediate data and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.

**Comment**

In the case of a multiplicand, the higher 16 bits of general-purpose register reg1 are ignored.

**Caution**

Do not specify r0 for reg2.
<Multiply instruction>

MULU

Multiply word unsigned by register/immediate (9-bit)

Multiplication of (unsigned) word data

[Instruction format]  
(1) MULU  reg1, reg2, reg3  
(2) MULU  imm9, reg2, reg3  

[Operation]  

[Format]  
(1) Format XI  
(2) Format XII  

[Opcode]  
(1) 15  0 31  16  
      rrrr111111RRRRR  wwwww0100100010  
      15  0 31  16  
      rrrr111111iiiii  wwwww01001IIII10  

iiiii are the lower 5 bits of 9-bit immediate data.  
IIII are the higher 4 bits of 9-bit immediate data.  

[Flags]  
CY --  
OV --  
S --  
Z --  
SAT --  

[Description]  
(1) Multiplies the word data in general-purpose register reg2 by the word data in general-purpose register reg1, then stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2. General-purpose register reg1 is not affected.  
(2) Multiplies the word data in general-purpose register reg2 by 9-bit immediate data, zero-extended to word length, then stores the higher 32 bits of the result (64-bit data) in general-purpose register reg3 and the lower 32 bits in general-purpose register reg2.  

[Comment]  
When general-purpose register reg2 and general-purpose register reg3 are the same register, only the higher 32 bits of the multiplication result are stored in the register.
<Special instruction>

NOP

No operation

No operation

[Instruction format] NOP

[Operation] PC for this instruction is incremented by +2 (nothing else is done).

[Format] Format I

[Opcode] 15 0

0000000000000000

[Flags] CY --

OV --

S --

Z --

SAT --

[Description] PC for this instruction is incremented by +2 (nothing else is done).

[Comment] The opcode is the same as that of MOV r0, r0.
<Logical instruction>

| NOT |

Logical negation (1's complement)

[Instruction format] \[NOT \ reg1, \ reg2\]

[Operation] \[GR \ [reg2] \leftarrow \ \text{NOT} \ (GR \ [reg1])\]

[Format] Format I

[Opcode] 15 0

[Flags]\n\[\text{CY} \quad --\]
\[\text{OV} \quad 0\]
\[\text{S} \quad \text{“1” if operation result word data MSB is “1”; otherwise, “0”}\]
\[\text{Z} \quad \text{“1” if the operation result is “0”; otherwise, “0”}\]
\[\text{SAT} \quad --\]

[Description] Logically negates the word data of general-purpose register reg1 using 1’s complement and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
<Bit manipulation instruction>

NOT1

[Instruction format] (1) NOT1 bit#3, disp16 [reg1]
(2) NOT1 reg2, [reg1]

[Operation] (1) \[adr \leftarrow GR [reg1] + sign-extend (disp16)\]
\[\text{token} \leftarrow \text{Load-memory (adr, Byte)}\]
\[\text{Z flag} \leftarrow \text{Not (extract-bit (token, bit#3))}\]
\[\text{token} \leftarrow \text{not-bit (token, bit#3)}\]
\[\text{Store-memory (adr, token, Byte)}\]
(2) \[\text{adr} \leftarrow GR [reg1]\]
\[\text{token} \leftarrow \text{Load-memory (adr, Byte)}\]
\[\text{Z flag} \leftarrow \text{Not (extract-bit (token, reg2))}\]
\[\text{token} \leftarrow \text{not-bit (token, reg2)}\]
\[\text{Store-memory (adr, token, Byte)}\]

[Format] (1) Format VIII
(2) Format IX

[Opcode] (1) 15 0 31 16
\[\begin{array}{c}
01bb11110RRRRR \\
ddddddggggggggggggggg
\end{array}\]
(2) 15 0 31 16
\[\begin{array}{c}
rrrrr11111RRRRR \\
000000011100010
\end{array}\]

[Flags] CY --
OV --
S --
Z "1" if bit specified by operand = "0", "0" if bit specified by operand = "1".
SAT --

[Description] (1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Byte data is read from the generated address, then the bits indicated by the 3-bit bit number are inverted (0 → 1, 1 → 0) and the data is written back to the original address.
If the specified bit of the read byte data is "0", the Z flag is set to "1", and if the specified bit is "1", the Z flag is cleared to "0".
(2) Reads the word data of general-purpose register reg1 to generate a 32-bit address. Byte data is read from the generated address, then the bits specified by lower 3 bits of general-purpose register reg2 are inverted (0 → 1, 1 → 0) and the data is written back to the original address.
If the specified bit of the read byte data is "0", the Z flag is set to "1", and if the specified bit is "1", the Z flag is cleared to "0".
<table>
<thead>
<tr>
<th>Comment</th>
<th>The Z flag of PSW indicates the status of the specified bit (0 or 1) before this instruction is executed and does not indicate the content of the specified bit resulting from the instruction execution.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Caution</td>
<td>This instruction provides an atomic guarantee aimed at exclusive control, and during the period between read and write operations, the target address is not affected by access due to any other cause.</td>
</tr>
</tbody>
</table>
<Logical instruction>

OR

[Instruction format] OR reg1, reg2


[Format] Format I

[Opcode] 15 0

[Flags] CY --

OV 0

S “1” if operation result word data MSB is “1”; otherwise, “0”.

Z “1” if the operation result is “0”; otherwise, “0”.

SAT --

[Description] ORs the word data of general-purpose register reg2 with the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
**Logical instruction**

**ORI**

**Instruction format**

ORI imm16, reg1, reg2

**Operation**

GR [reg2] ← GR [reg1] OR zero-extend (imm16)

**Format**

Format VI

**Opcode**

<table>
<thead>
<tr>
<th>15</th>
<th>0</th>
<th>31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rrrrr110100RRRRR</td>
<td>iiiiiiiiiiiiiii</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Flags**

CY --
OV 0
S "1" if operation result word data MSB is "1"; otherwise, "0".
Z "1" if the operation result is "0"; otherwise, "0".
SAT --

**Description**

ORs the word data of general-purpose register reg1 with the 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
[Instruction format]

1. PREPARE list12, imm5
2. PREPARE list12, imm5, sp/imm

Note: The sp/imm values are specified by bits 19 and 20 of the sub-opcode.

[Operation]

1. \( \text{adr} \leftarrow \text{sp} \)
   
   \[
   \text{foreach (all regs in list12) } \{ \\
   \quad \text{adr} \leftarrow \text{adr} - 4 \\
   \quad \text{Store-memory (adr, GR[reg in list12], Word)} \quad \text{Note} \\
   \} \\
   \]
   
   \[ \text{sp} \leftarrow \text{adr} - \text{zero-extend (imm5 logically shift left by 2)} \]

2. \( \text{adr} \leftarrow \text{sp} \)
   
   \[
   \text{foreach (all regs in list12) } \{ \\
   \quad \text{adr} \leftarrow \text{adr} - 4 \\
   \quad \text{Store-memory (adr, GR[reg in list12], Word)} \quad \text{Note} \\
   \} \\
   \]
   
   \[ \text{sp} \leftarrow \text{adr} - \text{zero-extend (imm5 logically shift left by 2)} \]

Case

\( ff = 00: \text{ ep } \leftarrow \text{sp} \)

\( ff = 01: \text{ ep } \leftarrow \text{sign-extend (imm16)} \)

\( ff = 10: \text{ ep } \leftarrow \text{imm16 logically shift left by 16} \)

\( ff = 11: \text{ ep } \leftarrow \text{imm32} \)

Note: When storing to memory, the lower 2 bits of adr are masked to 0.

[Format] Format XIII

[Opcode]

1. \[ 0000011110iiiiiiL LLLLLLLLLL00001 \]

2. \[ 0000011110iiiiiiL LLLLLLLLLLff011 \]
   
   Option (47-32 or 63-32)

In the case of 32-bit immediate data (imm32), bits 47 to 32 are the lower 16 bits of imm32 and bits 63 to 48 are the higher 16 bits of imm32.

\( ff = 00: \text{ sp is loaded to ep} \)

\( ff = 01: \text{ Sign-extended 16-bit immediate data (bits 47 to 32) is loaded to ep} \)

\( ff = 10: \text{ 16-bit logical left-shifted 16-bit immediate data (bits 47 to 32) is loaded to ep} \)

\( ff = 11: \text{ 32-bit immediate data (bits 63 to 32) is loaded to ep} \)
The values of LLLLLLLLLLLL are the corresponding bit values shown in register list "list12" (for example, the "L" at bit 21 of the opcode corresponds to the value of bit 21 in list12). list12 is a 32-bit register list, defined as follows.

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 |
| 31| 30| 29| 28| 27| 26| 25| 24| 23| 22| 21| 20| -- | -- | -- | -- | -- | -- | r30 |
| r24| r25| r26| r27| r20| r21| r22| r23| r28| r29| r31|     |     |     |     |     |     |     |

Bits 31 to 21 and bit 0 correspond to general-purpose registers (r20 to r31), so that when any of these bits is set (1), it specifies a corresponding register operation as a processing target. For example, when r20 and r30 are specified, the values in list12 appear as shown below (register bits that do not correspond, i.e., bits 20 to 1 are set as “Don’t care”).

- When all of the register’s non-corresponding bits are "0": 08000001H
- When all of the register’s non-corresponding bits are "1": 081FFFFFH

[Flags] CY -- OV -- S -- Z -- SAT --

[Description] (1) Saves general-purpose registers specified in list12 (4 is subtracted from the sp value and the data is stored in that address). Next, subtracts 5-bit immediate data, logically left-shifted by 2 bits and zero-extended to word length, from sp.

(2) Saves general-purpose registers specified in list12 (4 is subtracted from the sp value and the data is stored in that address). Next, subtracts 5-bit immediate data, logically left-shifted by 2 bits and zero-extended to word length, from sp. Then, loads the data specified by the third operand (sp/imm) to ep.

[Comment] list12 general-purpose registers are saved in ascending order (r20, r21, ..., r31). imm5 is used to create a stack frame that is used for auto variables and temporary data. The lower two bits of the address specified by sp are masked to 0 and aligned to the word boundary.

Caution If an exception occurs while this instruction is being executed, execution of the instruction may be stopped after the read cycle and the register value write operation are completed, but sp will retain its original value from before the start of execution. The instruction will be executed again later, after a return from the exception.
<Special instruction>

RET I

Return from trap or interrupt

Return from EI level software exception or interrupt

[Instruction format] RETI

[Operation] if PSW.EP = 1
then PC ← EIPC
    PSW ← EIPSW
else if PSW.NP = 1
then PC ← FEPC
    PSW ← FEPSW
else PC ← EIPC
    PSW ← EIPSW

[Format] Format X

[Opcode] 15 0 31 16

0000011111100000 0000000101000000

[Flags] CY Value read from FEPSW or EIPSW is set.
OV Value read from FEPSW or EIPSW is set.
S Value read from FEPSW or EIPSW is set.
Z Value read from FEPSW or EIPSW is set.
SAT Value read from FEPSW or EIPSW is set.

[Description] Reads the return PC and PSW from the appropriate system register and returns from a software exception or interrupt routine. The following steps are taken:

1. If the EP bit of PSW is “1”, the return PC and PSW are read from EIPC and EIPSW, regardless of the status of the NP bit of PSW.
   - If the EP bit of PSW is “0” and the NP bit of PSW is “1”, the return PC and PSW are read from FEPC and FEPSW.
   - If the EP bit of PSW is “0” and the NP bit of PSW is “0”, the return PC and PSW are read from EIPC and EIPSW.

2. The values are restored in PC and PSW and the control is transferred to the return address.
When EP = 0, completed execution of the exception routine is reported externally (to the interrupt controller or elsewhere).
Cautions 1. The RETI instruction is defined for backward compatibility with the V850E1 and V850E2 CPU. Therefore, in principle, use of the RETI instruction is prohibited. Except for existing programs that cannot be revised, all RETI instructions should be replaced with EIRET or FERET instructions.

If the RETI instruction is used, the operation is undefined except when returning from an interrupt or EI level software exception.

2. To enable normal restoration of the PC and PSW when returning (via a RETI instruction) from an FE level non-maskable interrupt exception (FENMI), FE level maskable interrupt exception (FEINT), or an EI level software exception (TRAP), the NP and EP bits must be set as follows just before executing the RETI instruction.

- When using RETI instruction to return from FE level non-maskable interrupt exception (FENMI): NP = 1 and EP = 0
- When using RETI instruction to return from FE level maskable interrupt exception (FEINT): NP = 1 and EP = 0
- When using RETI instruction to return from EI level software exception (TRAP): EP = 1
<Special instruction>

RIE

Reserved instruction exception

Reserved instruction exception

[Instruction format]  
(1) RIE
(2) RIE imm5, imm4

[Operation]  
FEPC ← PC (return PC)
FEPSW ← PSW
ECR.FECC ← exception code
FEIC ← exception code
PSW.NP ← 1
PSW.EP ← 1
PSW.ID ← 1

If (MPM.AUE==1) is satisfied
then PSW.IMP ← 0
PSW.DMP ← 0
PSW.NPV ← 0
PC ← 00000030H

[Format]  
(1) Format I
(2) Format X

[Opcode]  
15 0
(1) 0000000001000000

15 0 31 16
(2) iiii111111111111111111000000000000000


[Flags]  
CY  –
OV  –
S  –
Z  –
SAT  –

[Description]  
Saves the contents of the return PC (address of the RIE instruction) and the current contents of the PSW to FEPC and FEPSW, respectively, stores an exception source code in the FEIC register and ECR.FECC bit, and sets (1) the PSW.NP, EP, and ID bits. If the MPM.AUE bit is set (1), it clears (0) the PSW.NPV, DMP, and IMP bits.
Execution then branches to the exception handler address (00000030H) and exception processing is started.
### Shift arithmetic right by register/immediate (5-bit)

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>(1)</th>
<th>SAR  reg1, reg2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(2)</td>
<td>SAR  imm5, reg2</td>
</tr>
<tr>
<td></td>
<td>(3)</td>
<td>SAR  reg1, reg2, reg3</td>
</tr>
</tbody>
</table>

### Operation

1. **GR [reg2] ← GR [reg2] arithmetically shift right by GR [reg1]**
2. **GR [reg2] ← GR [reg2] arithmetically shift right by zero-extend**
3. **GR [reg3] ← GR [reg2] arithmetically shift right by GR [reg1]**

### Format

1. Format IX
2. Format II
3. Format XI

### Opcode

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>0</th>
<th>31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>rrrr</td>
<td>l1111l1RRRRR</td>
<td>0000000010100000</td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(2)</td>
<td>rrrr</td>
<td>010101iiiii</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>0</td>
<td>31</td>
<td>16</td>
</tr>
<tr>
<td>(3)</td>
<td>rrrr</td>
<td>l11111lRRRRR</td>
<td>wwww0001000100</td>
<td></td>
</tr>
</tbody>
</table>

### Flags

- **CY** "1" if the last bit shifted out is "1"; otherwise, "0" including non-shift.
- **OV** 0
- **S** "1" if the operation result is negative; otherwise, "0".
- **Z** "1" if the operation result is "0"; otherwise, "0".
- **SAT** --

### Description

1. Arithmetically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by copying the pre-shift MSB value to the post-shift MSB. The result is written to general-purpose register reg2. When the number of shifts is 0, general-purpose register reg2 retains the value prior to execution of instructions. General-purpose register reg1 is not affected.

2. Arithmetically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the 5-bit immediate data, zero-extended to word length, by copying the pre-shift MSB value to the post-shift MSB. The result is written to general-purpose register reg2. When the number of shifts is 0, general-purpose register reg2 retains the value prior to execution of instructions.
(3) Arithmetically right-shifts the word data of general-purpose register reg2 by ‘n’ (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by copying the pre-shift MSB value to the post-shift MSB. The result is written to general-purpose register reg3. When the number of shifts is 0, general-purpose register reg3 retains the value prior to execution of instructions. General-purpose registers reg1 and reg2 are not affected.
<Data manipulation instruction>

**SASF**

Shift and set flag condition

**Shift and flag condition setting**

**Instruction format**

SASF  cccc, reg2

**Operation**

if conditions are satisfied

then GR [reg2] ← (GR [reg2] Logically shift left by 1) OR 00000001H

else GR [reg2] ← (GR [reg2] Logically shift left by 1) OR 00000000H

**Format**

Format IX

**Opcode**

<table>
<thead>
<tr>
<th>15</th>
<th>03</th>
<th>31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>0</td>
<td>31</td>
<td>16</td>
</tr>
<tr>
<td>rrrrrllllllcccc</td>
<td>0000001000000000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Flags**

- CY --
- OV --
- S --
- Z --
- SAT --

**Description**

When the condition specified by condition code “cccc” is met, logically left-shifts data of general-purpose register reg2 by 1 bit, and sets (1) the least significant bit (LSB). If a condition is not met, logically left-shifts data of reg2 and clears the LSB.

Designate one of the condition codes shown in the following table as [cccc].

<table>
<thead>
<tr>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
<td>0101</td>
<td>T</td>
<td>always (unconditional)</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
<td>1101</td>
<td>SA</td>
<td>SAT = 1</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
<td>0111</td>
<td>LE</td>
<td>( (S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
<td>1111</td>
<td>GT</td>
<td>( (S xor OV) or Z) = 0</td>
</tr>
</tbody>
</table>

[Comment]

Refer to the SETF instruction.
<Saturated operation instructions>

SATADD

[Saturated add register/immediate (5-bit)]

[Instruction format]
1. SATADD reg1, reg2
2. SATADD imm5, reg2
3. SATADD reg1, reg2, reg3

[Operation]
1. GR [reg2] ← saturated (GR [reg2] + GR [reg1])
2. GR [reg2] ← saturated (GR [reg2] + sign-extend (imm5))
3. GR [reg3] ← saturated (GR [reg2] + GR [reg1])

[Format]
1. Format I
2. Format II
3. Format XI

[Opcode]
(1) \[
15 \quad 0 \\
rrrrr000110RRRRR
\]
rrrrr ≠ 00000 (Do not specify r0 for reg2.)
(2) \[
15 \quad 0 \\
rrrrr010001iiiii
\]
rrrrr ≠ 00000 (Do not specify r0 for reg2.)
(3) \[
15 \quad 0 \quad 31 \quad 16 \\
rrrrr111111RRRRR \quad wwwww01110111010
\]

[Flags]
CY “1” if a carry occurs from MSB; otherwise, “0”.
OV “1” if overflow occurs; otherwise, “0”.
S “1” if saturated operation result is negative; otherwise, “0”.
Z “1” if saturated operation result is “0”; otherwise, “0”.
SAT “1” if OV = 1; otherwise, does not change.

[Description]
1. Adds the word data of general-purpose register reg1 to the word data of general-purpose register reg2, and stores the result in general-purpose register reg2. However, when the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2, and when it exceeds the maximum negative value 80000000H, 80000000H is stored in reg2; then the SAT flag is set (1). General-purpose register reg1 is not affected.

2. Adds the 5-bit immediate data, sign-extended to the word length, to the word data of general-purpose register reg2, and stores the result in general-purpose register reg2. However, when the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2, and when it exceeds the maximum negative value 80000000H, 80000000H is stored in reg2; then the SAT flag is set (1).
(3) Adds the word data of general-purpose register reg1 to the word data of general-purpose register reg2, and stores the result in general-purpose register reg3. However, when the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg3, and when it exceeds the maximum negative value 80000000H, 80000000H is stored in reg3; then the SAT flag is set (1). General-purpose registers reg1 and reg2 are not affected.

[Comment] The SAT flag is a cumulative flag. The saturate result sets the flag to “1” and will not be cleared to “0” even if the result of the subsequent operation is not saturated. The saturated operation instruction is executed normally, even with the SAT flag set to “1”.

Cautions 1. Use LDSR instruction and load data to the PSW to clear the SAT flag to “0”.
2. Do not specify r0 as reg2 in instruction format (1) SATADD reg1, reg2 and in instruction format (2) SATADD imm5, reg2.
**Saturated operation instruction**

**SATSUB**

**Saturated subtract**

**Saturated subtraction**

**Instruction format**

1. SATSUB reg1, reg2
2. SATSUB reg1, reg2, reg3

**Operation**


**Format**

1. Format I
2. Format XI

**Opcode**

1. 15 0
   \[rrrr000101RRRRR\]
   \[rrrr ≠ 0000 \text{(Do not specify r0 for reg2.)}\]
   15 0 31 16

2. 15 0 31 16
   \[rrrr111111RRRRR \quad \text{www0110011010}\]

**Flags**

- CY “1” if a borrow occurs from MSB; otherwise, “0”.
- OV “1” if overflow occurs; otherwise, “0”.
- S “1” if saturated operation result is negative; otherwise, “0”.
- Z “1” if saturated operation result is “0”; otherwise, “0”.
- SAT “1” if OV = 1; otherwise, does not change.

**Description**

1. Subtracts the word data of general-purpose register reg1 from the word data of general-purpose register reg2 and stores the result in general-purpose register reg2. If the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to “1”. General-purpose register reg1 is not affected.
2. Subtracts the word data of general-purpose register reg1 from the word data of general-purpose register reg2, and stores the result in general-purpose register reg3. However, when the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg3, and when it exceeds the maximum negative value 80000000H, 80000000H is stored in reg3; then the SAT flag is set (1). General-purpose registers reg1 and reg2 are not affected.

**Comment**

The SAT flag is a cumulative flag. The saturate result sets the flag to “1” and will not be cleared to “0” even if the result of the subsequent operation is not saturated. The saturated operation instruction is executed normally, even with the SAT flag set to “1”.

**Cautions**

1. Use LDSR instruction and load data to the PSW to clear the SAT flag to “0”.
2. Do not specify r0 as reg2 in instruction format (1) SATSUB reg1, reg2.
<Saturated operation instruction>

Saturated subtract immediate

SATSUBI

[Instruction format] SATSUBI imm16, reg1, reg2


[Format] Format VI

[Opcode] 15 0 31 16

\[
\begin{array}{cccccccc}
\text{rrrrr} & \text{10011} & \text{rrrrr} & \text{iiiiiiiiiiiiiiiiiiii}
\end{array}
\]

\text{rrrrr} ≠ 00000 (Do not specify r0 for reg2.)

[Flags]

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CY</td>
<td>“1” if a borrow occurs from MSB; otherwise, “0”.</td>
</tr>
<tr>
<td>OV</td>
<td>“1” if overflow occurs; otherwise, “0”.</td>
</tr>
<tr>
<td>S</td>
<td>“1” if saturated operation result is negative; otherwise, “0”.</td>
</tr>
<tr>
<td>Z</td>
<td>“1” if saturated operation result is “0”; otherwise, “0”.</td>
</tr>
<tr>
<td>SAT</td>
<td>“1” if OV = 1; otherwise, does not change.</td>
</tr>
</tbody>
</table>

[Description] Subtracts the 16-bit immediate data, sign-extended to word length, from the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. If the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to “1”. General-purpose register reg1 is not affected.

[Comment] The SAT flag is a cumulative flag. The saturation result sets the flag to “1” and will not be cleared to “0” even if the result of the subsequent operation is not saturated. The saturated operation instruction is executed normally, even with the SAT flag set to “1”.

Cautions

1. Use LDSR instruction and load data to the PSW to clear the SAT flag to “0”.
2. Do not specify r0 for reg2.
<Saturated operation instruction>

**SATSUBR**

Saturated subtract reverse

Saturated reverse subtraction

[Instruction format]  SATSUBR  reg1, reg2


[Format]  Format I

[Opcode]  

```
   15 0
   rrrr000100RRRRR
```

rrrr ≠ 00000 (Do not specify r0 for reg2.)

[Flags]  

<table>
<thead>
<tr>
<th>Flag</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CY</td>
<td>“1” if a borrow occurs from MSB; otherwise, “0”.</td>
</tr>
<tr>
<td>OV</td>
<td>“1” if overflow occurs; otherwise, “0”.</td>
</tr>
</tbody>
</table>
| S    | “1” if saturated operation result is negative; otherwise, “0”.
| Z    | “1” if saturated operation result is “0”; otherwise, “0”.
| SAT  | “1” if OV = 1; otherwise, does not change. |

[Description]  Subtracts the word data of general-purpose register reg2 from the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. If the result exceeds the maximum positive value 7FFFFFFFH, 7FFFFFFFH is stored in reg2; if the result exceeds the maximum negative value 80000000H, 80000000H is stored in reg2. The SAT flag is set to “1”. General-purpose register reg1 is not affected.

[Comment]  The SAT flag is a cumulative flag. The saturation result sets the flag to “1” and will not be cleared to “0” even if the result of the subsequent operation is not saturated. The saturated operation instruction is executed normally, even with the SAT flag set to “1”.

<table>
<thead>
<tr>
<th>Cautions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Use LDSR instruction and load data to the PSW to clear the SAT flag to “0”.</td>
</tr>
<tr>
<td>2. Do not specify r0 for reg2.</td>
</tr>
</tbody>
</table>
<Conditional operation instructions>

**SBF**  Subtract on condition flag

**Conditional subtraction**

### Instruction format

SBF  cccc, reg1, reg2, reg3

### Operation

if conditions are satisfied
then GR [reg3] ← GR [reg2] − GR [reg1] − 1
else GR [reg3] ← GR [reg2] − GR [reg1] − 0

### Format

Format XI

### Opcode

<table>
<thead>
<tr>
<th>15</th>
<th>0</th>
<th>31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>rrrr111111RRRRR</td>
<td>wwwwww011100cccc0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Flags

- **CY** “1” if a borrow occurs from MSB; otherwise, “0”.
- **OV** “1” if overflow occurs; otherwise, “0”.
- **S** “1” if operation result is negative; otherwise, “0”.
- **Z** “1” if operation result is “0”; otherwise, “0”.
- **SAT** --

### Description

Subtracts 1 from the result of subtracting the word data of general-purpose register reg1 from the word data of general-purpose register reg2, and stores the result of subtraction in general-purpose register reg3, if the condition specified by condition code “cccc” is satisfied.

If the condition specified by condition code “cccc” is not satisfied, subtracts the word data of general-purpose register reg1 from the word data of general-purpose register reg2, and stores the result in general-purpose register reg3.

General-purpose registers reg1 and register 2 are not affected. Designate one of the condition codes shown in the following table as [cccc]. (However, cccc cannot equal 1101.)

<table>
<thead>
<tr>
<th>Condition Code</th>
<th>Name</th>
<th>Condition Formula</th>
<th>Condition Code</th>
<th>Name</th>
<th>Condition Formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
<td>0101</td>
<td>T</td>
<td>always (Unconditional)</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
<td>0111</td>
<td>LE</td>
<td>( (S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
<td>1111</td>
<td>GT</td>
<td>( (S xor OV) or Z) = 0</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
<td>1111</td>
<td>GT</td>
<td>Setting prohibited</td>
</tr>
</tbody>
</table>
**<Bit search instructions>**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>SCH0L reg2, reg3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation</td>
<td>GR [reg3] ← search zero from left of GR [reg2]</td>
</tr>
<tr>
<td>Format</td>
<td>Format IX</td>
</tr>
<tr>
<td>Opcode</td>
<td>15 0 31 16</td>
</tr>
<tr>
<td></td>
<td>[rrrrr11111100000 wwww01101100100]</td>
</tr>
<tr>
<td>Flags</td>
<td>CY “1” if bit (0) is found eventually; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>OV 0</td>
</tr>
<tr>
<td></td>
<td>S 0</td>
</tr>
<tr>
<td></td>
<td>Z “1” if bit (0) is not found; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>SAT --</td>
</tr>
<tr>
<td>Description</td>
<td>Searches word data of general-purpose register reg2 from the left side (MSB side), and writes the number of 1s before the bit position (0 to 31) at which 0 is first found plus 1 to general-purpose register reg3 (e.g., when bit 31 of reg2 is 0, 01H is written to reg3). When bit (0) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). When bit (0) is eventually found, the CY flag is set (1).</td>
</tr>
</tbody>
</table>
<Bit search instructions>

**SCH0R**

Search zero from right

Bit (0) search from LSB side

**[Instruction format]**

SCH0R  reg2, reg3

**[Operation]**

GR [reg3] ← search zero from right of GR [reg2]

**[Format]**

Format IX

**[Opcode]**

```
15 0 31 16
rrrr1111100000 wwwww01101100000
```

**[Flags]**

- CY  "1" if bit (0) is found eventually; otherwise, "0".
- OV  0
- S   0
- Z   "1" if bit (0) is not found; otherwise, "0".
- SAT --

**[Description]**

Searches word data of general-purpose register reg2 from the right side (LSB side), and writes the number of 1s before the bit position (0 to 31) at which 0 is first found plus 1 to general-purpose register reg3 (e.g., when bit 0 of reg2 is 0, 01H is written to reg3).

When bit (0) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). When bit (0) is eventually found, the CY flag is set (1).
<Bit search instructions>

SCH1L

[Instruction format]   SCH1L reg2, reg3

[Operation]         GR [reg3] ← search one from left of GR [reg2]

[Format]            Format IX

[Opcode]            15 0 31 16
                        rrrrr1111100000 wwww01101100110

[Flags]             CY  “1” if bit (0) is found eventually; otherwise, “0”.
                        OV  0
                        S   0
                        Z   “1” if bit (0) is not found; otherwise, “0”.
                        SAT --

[Description]      Searches word data of general-purpose register reg2 from the left side (MSB side), and writes the number of 0s before the bit position (0 to 31) at which 1 is first found plus 1 to general-purpose register reg3 (e.g., when bit 31 of reg2 is 1, 01H is written to reg3).
                        When bit (1) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). When bit (1) is eventually found, the CY flag is set (1).
**<Bit search instructions>**

**SCH1R**

Search one from right

Bit (1) search from LSB side

**Instruction format**

SCH1R  reg2, reg3

**Operation**

GR [reg3] ← search one from right of GR [reg2]

**Format**

Format IX

**Opcode**

```
15 0 31 16
rrrr11111100000 wwwww01101100010
```

**Flags**

- CY: “1” if bit (0) is found eventually; otherwise, “0”.
- OV: 0
- S: 0
- Z: “1” if bit (0) is not found; otherwise, “0”.
- SAT: --

**Description**

Searches word data of general-purpose register reg2 from the right side (LSB side), and writes the number of 0s before the bit position (0 to 31) at which 1 is first found plus 1 to general-purpose register reg3 (e.g., when bit 0 of reg2 is 1, 01H is written to reg3).

When bit (1) is not found, 0 is written to reg3, and the Z flag is simultaneously set (1). When bit (1) is eventually found, the CY flag is set (1).
<Bit manipulation instruction>

**SET1**

**Set bit**

**Bit setting**

**Instruction format**

1. SET1 bit#3, disp16 [reg1]
2. SET1 reg2, [reg1]

**Operation**

1. \(\text{adr} \leftarrow \text{GR [reg1]} \text{+ sign-extend (disp16)}\)
   
   \(\text{token} \leftarrow \text{Load-memory (adr, Byte)}\)
   
   \(\text{Z flag} \leftarrow \text{Not (extract-bit (token, bit#3))}\)
   
   \(\text{token} \leftarrow \text{set-bit (token, bit#3)}\)
   
   \(\text{Store-memory (adr, token, Byte)}\)

2. \(\text{adr} \leftarrow \text{GR [reg1]}\)
   
   \(\text{token} \leftarrow \text{Load-memory (adr, Byte)}\)
   
   \(\text{Z flag} \leftarrow \text{Not (extract-bit (token, reg2))}\)
   
   \(\text{token} \leftarrow \text{set-bit (token, reg2)}\)
   
   \(\text{Store-memory (adr, token, Byte)}\)

**Format**

1. Format VIII
2. Format IX

**Opcode**

<table>
<thead>
<tr>
<th>Bit</th>
<th>15</th>
<th>0</th>
<th>31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>00bbb111110RRRRR</td>
<td>ddddddddddddd</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(2)</td>
<td>rrrrr111111RRRRR</td>
<td>0000000011100000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Flags**

- CY --
- OV --
- S --
- Z “1” if bit specified by operand = “0”, “0” if bit specified by operand = “1”.
- SAT --

**Description**

1. Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address. Byte data is read from the generated address, the bits indicated by the 3-bit bit number are set (1) and the data is written back to the original address.
   
   If the specified bit of the read byte data is “0”, the Z flag is set to “1”, and if the specified bit is “1”, the Z flag is cleared to “0”.

2. Reads the word data of general-purpose register reg1 to generate a 32-bit address. Byte data is read from the generated address, the lower 3 bits indicated of general-purpose register reg2 are set (1) and the data is written back to the original address.
   
   If the specified bit of the read byte data is “0”, the Z flag is set to “1”, and if the specified bit is “1”, the Z flag is cleared to “0”.
[Comment] The Z flag of PSW indicates the initial status of the specified bit (0 or 1) and does not indicate the content of the specified bit resulting from the instruction execution.

| Caution | This instruction provides an atomic guarantee aimed at exclusive control, and during the period between read and write operations, the target address is not affected by access due to any other cause. |
<Data manipulation instruction>

SETF

[Instruction format] SETF cccc, reg2

[Operation] if conditions are satisfied then GR [reg2] ← 00000001H else GR [reg2] ← 00000000H

[Format] Format IX

[Opcode]

```
15 0 31 16
rrrrr1111110cccc 0000000000000000
```

[Flags]

| CY | -- |
| OV | -- |
| S  | -- |
| Z  | -- |
| SAT| -- |

[Description] When the condition specified by condition code “cccc” is met, stores “1” to general-purpose register reg2 if a condition is met and stores “0” if a condition is not met.

Designate one of the condition codes shown in the following table as [cccc].

<table>
<thead>
<tr>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
<th>Condition code</th>
<th>Name</th>
<th>Condition formula</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>V</td>
<td>OV = 1</td>
<td>0100</td>
<td>S/N</td>
<td>S = 1</td>
</tr>
<tr>
<td>1000</td>
<td>NV</td>
<td>OV = 0</td>
<td>1100</td>
<td>NS/P</td>
<td>S = 0</td>
</tr>
<tr>
<td>0001</td>
<td>C/L</td>
<td>CY = 1</td>
<td>0101</td>
<td>T</td>
<td>Always (unconditional)</td>
</tr>
<tr>
<td>1001</td>
<td>NC/NL</td>
<td>CY = 0</td>
<td>1101</td>
<td>SA</td>
<td>SAT = 1</td>
</tr>
<tr>
<td>0010</td>
<td>Z</td>
<td>Z = 1</td>
<td>0110</td>
<td>LT</td>
<td>(S xor OV) = 1</td>
</tr>
<tr>
<td>1010</td>
<td>NZ</td>
<td>Z = 0</td>
<td>1110</td>
<td>GE</td>
<td>(S xor OV) = 0</td>
</tr>
<tr>
<td>0011</td>
<td>NH</td>
<td>(CY or Z) = 1</td>
<td>0111</td>
<td>LE</td>
<td>((S xor OV) or Z) = 1</td>
</tr>
<tr>
<td>1011</td>
<td>H</td>
<td>(CY or Z) = 0</td>
<td>1111</td>
<td>GT</td>
<td>((S xor OV) or Z) = 0</td>
</tr>
</tbody>
</table>
Examples of SETF instruction:

1. Translation of multiple condition clauses

If A of statement if (A) in C language consists of two or greater condition clauses (a1, a2, a3, and so on), it is usually translated to a sequence of if (a1) then, if (a2) then. The object code executes “conditional branch” by checking the result of evaluation equivalent to a_n. Since a pipeline operation requires more time to execute “condition judgment” + “branch” than to execute an ordinary operation, the result of evaluating each condition clause if (a_n) is stored in register Ra. By performing a logical operation to Ra after all the condition clauses have been evaluated, the pipeline delay can be prevented.

2. Double-length operation

To execute a double-length operation, such as “Add with Carry”, the result of the CY flag can be stored in general-purpose register reg2. Therefore, a carry from the lower bits can be represented as a numeric value.
**<Data manipulation instruction>**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>(1)</th>
<th>SHL  reg1, reg2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(2)</td>
<td>SHL  imm5, reg2</td>
</tr>
<tr>
<td></td>
<td>(3)</td>
<td>SHL  reg1, reg2, reg3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operation</th>
<th>(1)</th>
<th>GR [reg2] ← GR [reg2] logically shift left by GR [reg1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>(2)</td>
<td>GR [reg2] ← GR [reg2] logically shift left by zero-extend (imm5)</td>
<td></td>
</tr>
<tr>
<td>(3)</td>
<td>GR [reg3] ← GR [reg2] logically shift left by GR [reg1]</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Format</th>
<th>(1)</th>
<th>Format IX</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(2)</td>
<td>Format II</td>
</tr>
<tr>
<td></td>
<td>(3)</td>
<td>Format XI</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>15</th>
<th>0</th>
<th>31</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>rrrrr11111RRRRRR</td>
<td>0000000011000000</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(2)</td>
<td>rrrrr0101101iiii</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>0</td>
<td>31</td>
<td>16</td>
</tr>
<tr>
<td>(3)</td>
<td>rrrrr11111RRRRRR</td>
<td>wwww00011000010</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Flags</th>
<th>CY</th>
<th>“1” if the last bit shifted out is “1”; otherwise, “0” including non-shift.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>OV</td>
<td>“0”</td>
</tr>
<tr>
<td></td>
<td>S</td>
<td>“1” if the operation result is negative; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>Z</td>
<td>“1” if the operation result is “0”; otherwise, “0”.</td>
</tr>
<tr>
<td></td>
<td>SAT</td>
<td>--</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Description</th>
<th>(1)</th>
<th>Logically left-shifts the word data of general-purpose register reg2 by ‘n’ (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by shifting “0” to LSB. The result is written to general-purpose register reg2. When the number of shifts is 0, general-purpose register reg2 retains the value prior to execution of instructions. General-purpose register reg1 is not affected.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(2)</td>
<td>Logically left-shifts the word data of general-purpose register reg2 by ‘n’ (0 to +31), the position specified by the 5-bit immediate data, zero-extended to word length, by shifting “0” to LSB. The result is written to general-purpose register reg2. When the number of shifts is 0, general-purpose register reg2 retains the value prior to execution of instructions.</td>
</tr>
</tbody>
</table>
(3) Logically left-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by shifting "0" to LSB. The result is written to general-purpose register reg3. When the number of shifts is 0, general-purpose register reg3 retains the value prior to execution of instructions. General-purpose registers reg1 and reg2 are not affected.
<Data manipulation instruction>

**SHR**

Shift logical right by register/immediate (5-bit)

Logical right shift

**Instruction format**

1. SHR reg1, reg2
2. SHR imm5, reg2
3. SHR reg1, reg2, reg3

**Operation**

1. GR [reg2] ← GR [reg2] logically shift right by GR [reg1]
2. GR [reg2] ← GR [reg2] logically shift right by zero-extend(imm5)
3. GR [reg3] ← GR [reg2] logically shift right by GR [reg1]

**Format**

1. Format IX
2. Format II
3. Format XI

**Opcode**

1. 15 0 31 16
   - rrrrrllllllRRRRR 0000000100000000
   - 15 0

2. 15 0 31 16
   - rrrr0101001iii

3. 15 0 31 16
   - rrrrl11111RRRRR wwwww00010000010

**Flags**

- CY “1” if the last bit shifted out is “1”; otherwise, “0” including non-shift.
- OV 0
- S “1” if the operation result is negative; otherwise, “0”.
- Z “1” if the operation result is “0”; otherwise, “0”.
- SAT --

**Description**

1. Logically right-shifts the word data of general-purpose register reg2 by ‘n’ (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by shifting “0” to MSB. The result is written to general-purpose register reg2. When the number of shifts is 0, general-purpose register reg2 retains the value prior to execution of instructions. General-purpose register reg1 is not affected.

2. Logically right-shifts the word data of general-purpose register reg2 by ‘n’ (0 to +31), the position specified by the 5-bit immediate data, zero-extended to word length, by shifting “0” to MSB. The result is written to general-purpose register reg2. When the number of shifts is 0, general-purpose register reg2 retains the value prior to execution of instructions.
(3) Logically right-shifts the word data of general-purpose register reg2 by 'n' (0 to +31), the position specified by the lower 5 bits of general-purpose register reg1, by shifting "0" to MSB. The result is written to general-purpose register reg3. When the number of shifts is 0, general-purpose register reg3 retains the value prior to execution of instructions. General-purpose registers reg1 and reg2 are not affected.
<Load instruction>

**SLD.B**

Short format load byte

Load of (signed) byte data

**[Instruction format]**  SLD.B disp7 [ep] , reg2

**[Operation]**  

\[
\text{adr} \leftarrow \text{ep} + \text{zero-extend (disp7)}
\]

\[
\text{GR [reg2]} \leftarrow \text{sign-extend (Load-memory (adr, Byte))}
\]

**[Format]**  Format IV

**[Opcode]**  

\[
15 \quad 0
\]

\[
\text{rrrr0110ddddd}
\]

**[Flags]**  

\[
\text{CY --}
\]

\[
\text{OV --}
\]

\[
\text{S --}
\]

\[
\text{Z --}
\]

\[
\text{SAT --}
\]

**[Description]**  Adds the 7-bit displacement data, zero-extended to word length, to the element pointer to generate a 32-bit address. Byte data is read from the generated address, sign-extended to word length, and stored in reg2.
Short format load byte unsigned

SLD.BU

Load of (unsigned) byte data

[Instruction format] SLD.BU disp4 [ep], reg2

[Operation] adr ← ep + zero-extend (disp4)
GR [reg2] ← zero-extend (Load-memory (adr, Byte))

[Format] Format IV

[Opcode] 15 0

rrrrr0000110dddd

rrrr ≠ 00000 (Do not specify r0 for reg2.)

[Flags] CY --
OV --
S --
Z --
SAT --

[Description] Adds the 4-bit displacement data, zero-extended to word length, to the element pointer to generate a 32-bit address. Byte data is read from the generated address, zero-extended to word length, and stored in reg2.

Caution Do not specify r0 for reg2.
<Load instruction>

**SLD.H**

Short format load halfword

Load of (signed) halfword data

**Instruction format**

SLD.H disp8 [ep] , reg2

**Operation**

adr ← ep + zero-extend (disp8)
GR [reg2] ← sign-extend (Load-memory (adr, Halfword))

**Format**

Format IV

**Opcode**

15 0
rrrrl000ddddddd

ddddddd is the higher 7 bits of disp8.

**Flags**

CY --
OV --
S --
Z --
SAT --

**Description**

Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit address, sign-extended to word length, and stored in general-purpose register reg2.
<Load instruction>

**SLD.HU**

- **Instruction format**: SLD.HU disp5 [ep], reg2
- **Operation**: 
  
  \[ \text{adr} \leftarrow \text{ep} + \text{zero-extend (disp5)} \]
  
  \[ \text{GR [reg2]} \leftarrow \text{zero-extend (Load-memory (adr, Halfword))} \]

- **Format**: Format IV

- **Opcode**: 
  
  \[
  \begin{array}{c}
  \text{rrrrr} \\
  \text{0000111ddddd}
  \end{array}
  \]

  \text{rrrr} \neq 0000 \text{ (Do not specify r0 for reg2.)}

  \text{ddddd is the higher 4 bits of disp5.}

- **Flags**: 
  
  - CY --
  - OV --
  - S --
  - Z --
  - SAT --

- **Description**: Adds the element pointer to the 5-bit displacement data, zero-extended to word length, to generate a 32-bit address. Halfword data is read from this 32-bit address, zero-extended to word length, and stored in general-purpose register reg2.

- **Caution**: Do not specify r0 for reg2.
<Load instruction>

### SLD.W

**Short format load word**

**Load of word data**

**Instruction format**

SLD.W disp8 [ep] , reg2

**Operation**

- `adr ← ep + zero-extend (disp8)`
- `GR [reg2] ← Load-memory (adr, Word)`

**Format**

Format IV

**Opcode**

```
<table>
<thead>
<tr>
<th>rrrrr</th>
<th>1010</th>
<th>ddddd</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rrrrr</td>
<td>1010</td>
<td>ddddd</td>
<td>0</td>
</tr>
</tbody>
</table>
```

dddddd is the higher 6 bits of disp8.

**Flags**

- CY --
- OV --
- S --
- Z --
- SAT --

**Description**

Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate a 32-bit address. Word data is read from this 32-bit address, and stored in general-purpose register reg2.
<Store instruction>

**SST.B**

Short format store byte

Storage of byte data

### Instruction format

SST.B reg2, disp7 [ep]

### Operation

adrr ← ep + zero-extend (disp7)

Store-memory (adr, GR [reg2], Byte)

### Format

Format IV

### Opcode

```
15 0
rrrr0111ddddddd
```

### Flags

- CY --
- OV --
- S --
- Z --
- SAT --

### Description

Adds the element pointer to the 7-bit displacement data, zero-extended to word length, to generate a 32-bit address and stores the data of the lowest byte of reg2 to the generated address.
<Store instruction>

**SST.H**

Short format store halfword

Storage of halfword data

[Instruction format] SST.H  reg2, disp8 [ep]

[Operation]
adr ← ep + zero-extend (disp8)

Store-memory (adr, GR [reg2], Halfword)

[Format] Format IV

[Opcode]

```
15 0
```

```
rrrr1001ddddddd
```

`ddddddd` is the higher 7 bits of disp8.

[Flags]

CY --

OV --

S --

Z --

SAT --

[Description] Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate a 32-bit address, and stores the lower halfword data of reg2 to the generated 32-bit address.
<Store instruction>

**SST.W**

*Short format store word*

**Storage of word data**

**Instruction format**  
SST.W  reg2, disp8 [ep]

**Operation**  
adr ← ep + zero-extend (disp8)  
Store-memory (adr, GR [reg2], Word)

**Format**  
Format IV

**Opcode**  
15 0  
\[
\text{rrrrr}1010\text{dddddd1}
\]

dddddd is the higher 6 bits of disp8.

**Flags**  
CY --  
OV --  
S --  
Z --  
SAT --

**Description**  
Adds the element pointer to the 8-bit displacement data, zero-extended to word length, to generate a 32-bit address and stores the word data of reg2 to the generated 32-bit address.
<Store instruction>

ST.B

Storage of byte data

[Instruction format]  (1) ST.B reg2, disp16 [reg1]
(2) ST.B reg3, disp23 [reg1]

[Operation]  (1) adr ← GR [reg1] + sign-extend (disp16)
             Store-memory (adr, GR [reg2], Byte)
(2) adr ← GR [reg1] + sign-extend (disp23)
             Store-memory (adr, GR [reg3], Byte)

[Format]  (1) Format VII
(2) Format XIV

[Opcode]  

(1) 15 031 16
     rrrrll1010RRRRR dddddd0000000000000000

(2) 15 031 1647 32
     0000111100RRRRR wwwwwddddd1101 DDDDDDDDDDDDDDD

Where rrrrr = reg1, wwwww = reg3.

dddddd is the lower 7 bits of disp23.

DDDDDDDDDDDDDDDD is the higher 16 bits of disp23.

[Flags]  CY --

OV --

S --

Z --

SAT --

[Description]  (1) Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the lowest byte data of general-purpose register reg2 to the generated address.

(2) Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the lowest byte data of general-purpose register reg3 to the generated address.
<Store instruction>

**ST.H**

**[Instruction format]**
1. ST.H reg2, disp16 [reg1]
2. ST.H reg3, disp23 [reg1]

**[Operation]**
1. adr ← GR [reg1] + sign-extend (disp16)
   Store-memory (adr, GR [reg2], Halfword)
2. adr ← GR [reg1] + sign-extend (disp23)
   Store-memory (adr, GR [reg3], Halfword)

**[Format]**
1. Format VII
2. Format XIV

**[Opcode]**

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>031</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>rrrrll110111RRRRR dddddddd0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Where dddddddd0 is the higher 15 bits of disp16.

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>031</th>
<th>1647</th>
<th>32</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>00001111101RRRRR wwwwwddd011101 DDDDDDDDDDDDD</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Where RRRRR = reg1, wwwww = reg3.

dddddd is the lower side bits 6 to 1 of disp23.

DDDDDDDDDDDDDD is the higher 16 bits of disp23.

**[Flags]**

- CY --
- OV --
- S --
- Z --
- SAT --

**[Description]**
1. Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the lower halfword data of general-purpose register reg2 to the generated address.
2. Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the lowest halfword data of general-purpose register reg3 to the generated address.
<Store instruction>

Store word

ST.W

Storage of word data

[Instruction format]  
1. ST.W reg2, disp16 [reg1]  
2. ST.W reg3, disp23 [reg1]  

[Operation]  
1. \( \text{adr} \leftarrow \text{GR [reg1]} + \text{sign-extend (disp16)} \)  
   Store-memory (adr, GR [reg2], Word)  
2. \( \text{adr} \leftarrow \text{GR [reg1]} + \text{sign-extend (disp23)} \)  
   Store-memory (adr, GR [reg3], Word)  

[Format]  
1. Format VII  
2. Format XIV  

[Opcode]  
1. \[
\begin{array}{c}
15 & 031 & 16 \\
\hline
\text{rrrrr}111011\text{RRRRR} & \text{dddddddddddddd1}
\end{array}
\]
   Where ddddddddddddddd is the higher 15 bits of disp16.

2. \[
\begin{array}{c}
15 & 031 & 1647 & 32 \\
\hline
00000111100\text{RRRRR} & \text{wwwwddd01111} & \text{DDDDDDDDDDDDDDDD}
\end{array}
\]
   Where RRRRR = reg1, wwwww = reg3.
   ddddd is the lower side bits 6 to 1 of disp23.
   DDDDDDDDDDDDDDDDD is the higher 16 bits of disp23.

[Flags]  
CY --  
OV --  
S --  
Z --  
SAT --  

[Description]  
1. Adds the data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the word data of general-purpose register reg2 to the generated 32-bit address.

2. Adds the data of general-purpose register reg1 to the 23-bit displacement data, sign-extended to word length, to generate a 32-bit address and stores the lowest word data of general-purpose register reg3 to the generated 32-bit address.
**Special instruction**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>STSR  regID, reg2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operation</strong></td>
<td>GR [reg2] ← SR [regID]</td>
</tr>
<tr>
<td><strong>Format</strong></td>
<td>Format IX</td>
</tr>
<tr>
<td><strong>Opcode</strong></td>
<td><img src="image" alt="" /></td>
</tr>
</tbody>
</table>

| Flags | CY -- | OV -- | S -- | Z -- | SAT -- |

| **Description** | Stores the system register contents specified by the system register number (regID) to general-purpose register reg2. The system-register contents are not affected. |

**Caution** The system register number regID is to identify a system register. Operation is not guaranteed if the reserved system register ID is specified.
<Arithmetic instruction>

<table>
<thead>
<tr>
<th>SUB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subtract</td>
</tr>
</tbody>
</table>

[Instruction format] SUB reg1, reg2


[Format] Format I

[Opcode] 15 0

rrrrr001101RRRRR

[Flags] CY “1” if a borrow occurs from MSB; otherwise, “0”.

OV “1” if overflow occurs; otherwise, “0”.

S “1” if the operation result is negative; otherwise, “0”.

Z “1” if the operation result is “0”; otherwise, “0”.

SAT --

[Description] Subtracts the word data of general-purpose register reg1 from the word data of general-purpose register reg2 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
<Arithmetic instruction>

SUBR

[Instruction format] SUBR reg1, reg2


[Format] Format I

[Opcode] 15 0

rrrr001100RRRRR

[Flags] CY “1” if a borrow occurs from MSB; otherwise, “0”.
OV “1” if overflow occurs; otherwise, “0”.
S “1” if the operation result is negative; otherwise, “0”.
Z “1” if the operation result is “0”; otherwise, “0”.
SAT --

[Description] Subtracts the word data of general-purpose register reg2 from the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
<Special instruction>

**SWITCH**

Jump with table look up

[Instruction format]  SWITCH  reg1

[Operation]  
\[\text{adr} \leftarrow (PC + 2) + (\text{GR [reg1]} \text{ logically left-shifted by 1})\]
\[\text{PC} \leftarrow (PC + 2) + (\text{sign-extend (Load-memory (adr, Halfword))} \text{ logically left-shifted by 1})\]

[Format]  Format I

[Opcode]  
15  0
\[
00000000010RRRRR
\]

\[RRRRR \neq 0000 \text{ (Do not specify r0 for reg1.)}\]

[Flags]  
CY  --
OV  --
S   --
Z   --
SAT --

[Description]  The following steps are taken.

1. Adds the start address (the one subsequent to the SWITCH instruction) to general-purpose register reg1, logically left-shifted by 1, to generate a 32-bit table entry address.
2. Loads the halfword entry data indicated by the address generated in step (1).
3. Adds the table start address after sign-extending the loaded halfword data and logically left-shifting it by 1 (the one subsequent to the SWITCH instruction) to generate a 32-bit target address.
4. Jumps to the target address generated in step (3).

*Cautions*  
1. Do not specify r0 for reg1.

2. In the SWITCH instruction memory read operation executed in order to read the table, processor protection is performed.

3. When memory protection (PSW.DMP = 1) is enabled, loading the data for generating a target address from a table allocated in an area to which access from a user program is prohibited cannot be performed.
<Data manipulation instruction>

SXB

Sign extend byte

Sign-extension of byte data

[Instruction format]  SXB  reg1

[Operation]  GR [reg1] ← sign-extend (GR [reg1] (7:0) )

[Format]  Format I

[Opcode]  

```plaintext
00000000101RRRRRR
```

[Flags]  

- CY  --
- OV  --
- S   --
- Z   --
- SAT --

[Description]  Sign-extends the lowest byte of general-purpose register reg1 to word length.
### Data manipulation instruction

**SXH**

**Sign extend halfword**

**Sign-extension of halfword data**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>SXH  reg1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation</td>
<td>GR [reg1] ← sign-extend (GR [reg1] (15:0))</td>
</tr>
<tr>
<td>Format</td>
<td>Format I</td>
</tr>
<tr>
<td>Opcode</td>
<td>15 0</td>
</tr>
<tr>
<td>Flags</td>
<td>CY --</td>
</tr>
<tr>
<td>Description</td>
<td>Sign-extends the lower halfword of general-purpose register reg1 to word length.</td>
</tr>
</tbody>
</table>
**<Special instruction>**

**SYNCE**

<table>
<thead>
<tr>
<th>Instruction format</th>
<th>SYNCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>[Operation]</td>
<td>Starts execution when exceptions are synchronized, and increments PC by +2 without executing anything.</td>
</tr>
<tr>
<td>[Format]</td>
<td>Format I</td>
</tr>
<tr>
<td>[Opcode]</td>
<td>15 0</td>
</tr>
<tr>
<td>[Flags]</td>
<td>CY --</td>
</tr>
<tr>
<td></td>
<td>OV --</td>
</tr>
<tr>
<td></td>
<td>S --</td>
</tr>
<tr>
<td></td>
<td>Z --</td>
</tr>
<tr>
<td></td>
<td>SAT --</td>
</tr>
<tr>
<td>[Description]</td>
<td>Waits for the synchronization of all preceding exceptions before starting execution. It does not perform any operation but is completed when its execution is started. “Exception synchronization” means that all exceptions that are generated by the preceding instructions are notified to the CPU and are kept waiting until their priority is judged. If a condition of acknowledging exceptions is satisfied before this instruction is executed, therefore, all imprecise exceptions that are generated because of the preceding instructions are always acknowledged before execution of this instruction is completed. However, imprecise exceptions are not generated in the V850E2S CPU. Though the SYNCE instruction is supported, since the CPU does not have any exception causes that are kept waiting for the execution, it is replaced by the SYNCM instruction when executed.</td>
</tr>
</tbody>
</table>
<Special instruction>

SYNCM

[Synchronize memory]

Memory synchronize instruction

[Instruction format] SYNCM

[Operation] Starts execution when accesses to the memory device are synchronized, and increments PC by +2 without executing anything.

[Format] Format I

[Opcode] 15 0

0000000000011110

[Flags] CY --

OV --

S --

Z --

SAT --

[Description] Waits for the synchronization of all preceding memory accesses before starting execution. “Synchronization” refers to the status where the result of preceding memory accesses can be referenced by any master device within the system.

In cases such as when buffering is used to delay memory accesses and synchronization of all memory accesses has not occurred, the SYNCM instruction does not complete and waits for the synchronization.

The subsequent instructions will not be executed until the SYNCM instruction execution is complete.
SYNCP

[SPECIAL INSTRUCTION]

SYNCP

Pipepline synchronize instruction

[Instruction format] SYNCP

[Operation] Starts execution when pipeline is synchronized, and increments PC by +2 without executing anything.

[Format] Format I

[Opcode] 15 0

Flag

<table>
<thead>
<tr>
<th>Flag</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CY</td>
<td>--</td>
</tr>
<tr>
<td>OV</td>
<td>--</td>
</tr>
<tr>
<td>S</td>
<td>--</td>
</tr>
<tr>
<td>Z</td>
<td>--</td>
</tr>
<tr>
<td>SAT</td>
<td>--</td>
</tr>
</tbody>
</table>

[Description] Waits until execution of all previous instructions is completed before being executed. Execution of this instruction increments PC by +2.
<Special instruction>

**SYSCALL**

**System call**

**System call exception**

[Instruction format] SYSCALL vector8

[Operation]
- EIPC ← PC + 4 (return PC)
- EIPSW ← PSW
- EIIC ← exception code (8000H-80FFH)
- ECR.EICC ← exception code (8000H-80FFH)
- PSW.EP ← 1
- PSW.ID ← 1

If (MPM.AUE==1) is satisfied then
- PSW.IMP ← 0
- PSW.DMP ← 0
- PSW.NPV ← 0

if (vector8 <= SCCFG.SIZE) is satisfied then
- adr ← SCBP + zero-extend (vector8 logically shifted left by 2)
else
- adr ← SCBP

PC ← SCBP + Load-memory (adr, Word)

[Format] Format X

[Opcode]

```
 15 0 31 16
11010111111vvvvv 00VVV00101100000
```

where VVV is the higher 3 bits of vector8 and vvvvv is the lower 5 bits of vector8.

[Flags]
- CY --
- OV --
- S --
- Z --
- SAT --

[Description]

This instruction calls the system service of an OS.

<1> Saves the contents of the return PC (address of the instruction next to the SYSCALL instruction) and PSW to EIPC and EIPSW.

<2> Stores the exception code corresponding to vector8 to the EIIC register and ECR.EICC bit. The exception code is the value of vector8 plus 8000H.

<3> Sets (1) the PSW.ID and EP bits.
<4> Clears (0) the PSW.NPV, DMP, and IMP bits when the MPM.AUE bit is 1.

<5> Generates a 32-bit table entry address by adding the value of the SCBP register and vector8 that is logically shifted 2 bits to the left and zero-extended to a word length.
   If vector8 is greater than the value specified by the SIZE bit of system register SCCFG; however, vector8 that is used for the above addition is handled as 0.

<6> Loads the word of the address generated in <5>.

<7> Generates a 32-bit target address by adding the value of the SCBP register to the data in <6>.

<8> Branches to the target address generated in <7>.

Cautions
1. This instruction is dedicated to calling the system service of an OS. For how to use it in the user program, refer to the Function Specification of each OS.
2. In the SYSCALL instruction memory read operation executed in order to read the table, processor protection is not performed.
3. When memory protection (PSW.DMP = 1) is enabled, loading the data for generating a target address from a table allocated in an area to which access from a user program is prohibited can be performed.
<Special instruction>

TRAP

[Instruction format] TRAP vector5

[Operation]

EIPC ← PC + 4 (return PC)
EIPSW ← PSW
ECR.EICC ← exception code (40H to 5FH)
EIIC ← exception code (40H to 5FH)
PSW.EP ← 1
PSW.ID ← 1

If (MPM.AUE=1) is satisfied
then

PSW.IMP ← 0
PSW.DMP ← 0
PSW.NPV ← 0

PC ← 00000040H (when vector5: 00H to 0FH (exception code: 40H to 4FH))
00000050H (when vector5: 10H to 1FH (exception code: 50H to 5FH))

[Format] Format X

[Opcode]

\[
\begin{array}{c}
00000111111vvvvv \\
0000000100000000
\end{array}
\]

\[v v v v v = \text{vector5}\]

[Flags]

CY --
OV --
S --
Z --
SAT --

[Description]

Saves the contents of the return PC (address of the instruction next to the TRAP instruction) and the current contents of the PSW to EIPC and EIPSW, respectively, stores the exception source code in the EIIC register and ECR.EICC bit, and sets (1) the PSW.EP and ID bits. If the MPM.AUE bit is set (1), it clears (0) the PSW.NPV, DMP, and IMP bits. It then branches to an exception handler address corresponding to the vector (00H to 1FH) specified as “vector5” and starts exception processing.
<Logical instruction>

TST

[Instruction format]    TST reg1, reg2

[Operation]    result ← GR [reg2] AND GR [reg1]

[Format]    Format I

[Opcode] 15 0

rrrrr001011RRRRR

[Flags]    CY --
            OV 0
            S    “1” if operation result word data MSB is “1”; otherwise, “0”.
            Z    “1” if the operation result is “0”; otherwise, 0.
            SAT --

[Description] ANDs the word data of general-purpose register reg2 with the word data of general-purpose register reg1. The result is not stored with only the flags being changed. General-purpose registers reg1 and reg2 are not affected.
<Bit manipulation instruction>

TST1

[Instruction format]  

(1) TST1 bit#3, disp16 [reg1]  
(2) TST1 reg2, [reg1]

[Operation]  

(1) \( \text{adr} \leftarrow \text{GR [reg1]} + \text{sign-extend (disp16)} \)
    \( \text{token} \leftarrow \text{Load-memory (adr, Byte)} \)
    \( \text{Z flag} \leftarrow \text{Not (extract-bit (token, bit#3) )} \)

(2) \( \text{adr} \leftarrow \text{GR [reg1]} \)
    \( \text{token} \leftarrow \text{Load-memory (adr, Byte)} \)
    \( \text{Z flag} \leftarrow \text{Not (extract-bit (token, reg2) )} \)

[Format]  

(1) Format VIII  
(2) Format IX

[Opcode]  

(1) \[
11bbb111110RRRRR dddddddddddddddd
\]

(2) \[
rrrrl11111RRRR 0000000011100110
\]

[Flags]  

CY --  
OV --  
S --  
Z “1” if bit specified by operand = “0”, “0” if bit specified by operand = “1”.  
SAT --

[Description]  

(1) Adds the word data of general-purpose register reg1 to the 16-bit displacement data, sign-extended to word length, to generate a 32-bit address; checks the bit specified by the 3-bit bit number at the byte data location referenced by the generated address. If the specified bit is “0”, “1” is set to the Z flag of PSW and if the bit is “1”, the Z flag is cleared to “0”. The byte data, including the specified bit, is not affected.

(2) Reads the word data of general-purpose register reg1 to generate a 32-bit address; checks the bit specified by the lower 3 bits of reg2 at the byte data location referenced by the generated address. If the specified bit is “0”, “1” is set to the Z flag of PSW and if the bit is “1”, the Z flag is cleared to “0”. The byte data, including the specified bit, is not affected.
<Logical instruction>

XOR

Exclusive OR

[Instruction format]  XOR reg1, reg2


[Format]  Format I

[Opcode]  

```
rrrrr001001RRRRR
```

[Flags]  CY --

OV 0

S  “1” if operation result word data MSB is “1”; otherwise, “0”.

Z  “1” if the operation result is “0”; otherwise, “0”.

SAT --

[Description]  Exclusively ORs the word data of general-purpose register reg2 with the word data of general-purpose register reg1 and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
<Logical instruction>

**XORI**

**Exclusive OR immediate (16-bit)**

**Instruction format**

XORI imm16, reg1, reg2

**Operation**

GR [reg2] ← GR [reg1] XOR zero-extend (imm16)

**Format**

Format VI

**Opcode**

```
15 0 31 16
rrrrr110101RRRRR iiiiiiiiiiiiiiii
```

**Flags**

CY --

OV 0

S "1" if operation result word data MSB is "1"; otherwise, "0".

Z "1" if the operation result is "0"; otherwise, "0".

SAT --

**Description**

Exclusively ORs the word data of general-purpose register reg1 with the 16-bit immediate data, zero-extended to word length, and stores the result in general-purpose register reg2. General-purpose register reg1 is not affected.
<Data manipulation instruction>

Zero extend byte

ZXB

Zero-extension of byte data

[Instruction format]  ZXB  reg1

[Operation]  GR [reg1] ← zero-extend (GR [reg1] (7:0) )

[Format]  Format I

[Opcode]  15 0

0000000100RRRRR

[Flags]  CY  --

OV  --

S  --

Z  --

SAT  --

[Description]  Zero-extends the lowest byte of general-purpose register reg1 to word length.
Zero extend halfword

ZXH

Zero-extension of halfword data

[Instruction format] ZXH reg1


[Format] Format I

[Opcode] 15  0

0000000110RRRRR

[Flags] CY --

OV --

S --

Z --

SAT --

[Description] Zero-extends the lower halfword of general-purpose register reg1 to word length.
CHAPTER 6 EXCEPTIONS

An exception is an unusual event that forces a branch operation from the current program to another program, due to certain causes.

A program at the branch destination of each exception is called an “exception handler”. The exception handler start address is set by the exception handler address switching function (see 6.4 Exception Handler Address Switching Function).

6.1 Outline of Exceptions

The following describes the elements that assign properties to exceptions, and shows how exceptions work.

- Exception cause list
- Exception types
- Exception processing flow
- Interrupts
- Priority of exception acknowledgment
- Exception acknowledgment condition
- Resume and restoration
- Exception level and context saving
- Return instructions

6.1.1 Exception cause list

The V850E2S CPU supports the following types of exceptions.
Table 6-1. Exception Cause List (1/2)

<table>
<thead>
<tr>
<th>Name</th>
<th>Symbol</th>
<th>Cause</th>
<th>Priority</th>
<th>Exception Level</th>
<th>Type</th>
<th>Resume</th>
<th>Restoration</th>
<th>Acknowledgment Condition (= 0 or 1)</th>
<th>Exception Code</th>
<th>Return PC</th>
<th>Register Refresh Value (s: save)</th>
<th>Return Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU initialization</td>
<td>RESET</td>
<td>Reset input</td>
<td>1</td>
<td>–</td>
<td>Asynchronous</td>
<td>NG</td>
<td>NG</td>
<td>×</td>
<td>None</td>
<td>None</td>
<td>+0000H</td>
<td>None</td>
</tr>
<tr>
<td>FE level non-maskable interrupt</td>
<td>FENMI</td>
<td>FENMI input×4</td>
<td>3</td>
<td>FE</td>
<td>Interrupt</td>
<td>NG</td>
<td>NG</td>
<td>×</td>
<td>0000020H</td>
<td>currentPC</td>
<td>+0020H</td>
<td>Note 5 1 0 1 FERET</td>
</tr>
<tr>
<td>System error exception</td>
<td>SYSERR</td>
<td>SYSERR input (4 causes)</td>
<td>4</td>
<td>FE</td>
<td>Note 6</td>
<td>NG</td>
<td>NG</td>
<td>×</td>
<td>0000230H</td>
<td>currentPC</td>
<td>+0030H</td>
<td>Note 5 1 1 1 FERET</td>
</tr>
<tr>
<td>FE level maskable interrupt</td>
<td>FEINT</td>
<td>FEINT input×4</td>
<td>7</td>
<td>FE</td>
<td>Interrupt</td>
<td>OK</td>
<td>OK</td>
<td>×</td>
<td>00000010H</td>
<td>currentPC</td>
<td>+0010H</td>
<td>Note 5 1 0 1 FERET</td>
</tr>
<tr>
<td>EI level maskable interrupt</td>
<td>INT</td>
<td>INTn input×4 (n = 0 to 255)</td>
<td>9</td>
<td>EI</td>
<td>Interrupt</td>
<td>OK</td>
<td>OK</td>
<td>0</td>
<td>00000080H</td>
<td>currentPC</td>
<td>+0080H</td>
<td>Note 5 s 0 1 EIRET</td>
</tr>
</tbody>
</table>

Notes 1. The return PC and PSW, and the exception code storage destination are specified by the exception level (EI or FE) (nextPC: next instruction, currentPC: current instruction).
2. The base address is set by the exception handler switching function.
3. For details of the execution level, see CHAPTER 4 EXECUTION LEVEL in PART 3.
4. Input is from INTC.
5. The execution level changes to 0 when MPM.AUE = 1. It does not change when MPM.AUE = 0.
6. Each cause may be asynchronous, depending on the implementation of the product.

Remark In the table, Priority refers to the order in which exceptions that have occurred at the same time and for which the acknowledgement conditions have been met are acknowledged.
<table>
<thead>
<tr>
<th>Name</th>
<th>Symbol</th>
<th>Cause</th>
<th>Priority</th>
<th>Exception Level</th>
<th>Type</th>
<th>Resume</th>
<th>Acknowledgment Condition (×: 0 or 1)</th>
<th>Exception Code</th>
<th>Return PC&lt;sup&gt;Note 1&lt;/sup&gt;</th>
<th>Register Refresh Value (s: save)</th>
<th>Return Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Execution protection exception</td>
<td>MIP</td>
<td>Execution protection violation</td>
<td>11</td>
<td>FE</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000430H</td>
<td>currentPC +0030H</td>
<td>0 1 1 1</td>
</tr>
<tr>
<td>Memory error exception</td>
<td>MEP</td>
<td>Instruction access error input&lt;sup&gt;Note 5&lt;/sup&gt;</td>
<td>12</td>
<td>FE</td>
<td>Precise</td>
<td>NG&lt;sup&gt;Note 6&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000330H</td>
<td>currentPC +0030H</td>
<td>Note 6 1 1 1</td>
</tr>
<tr>
<td>Data protection exception</td>
<td>NDP</td>
<td>Data protection violation</td>
<td>13&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>FE</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000431H</td>
<td>currentPC +0030H</td>
<td>Note 6 1 1 1</td>
</tr>
<tr>
<td>Coprocessor unusable exception</td>
<td>UCPOP</td>
<td>Coprocessor instruction</td>
<td>FE</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000530H</td>
<td>currentPC +0030H</td>
<td>Note 6 1 1 1</td>
<td>FERET</td>
</tr>
<tr>
<td>Reserved instruction exception</td>
<td>RIE</td>
<td>Reserved instruction</td>
<td>FE</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000130H</td>
<td>currentPC +0030H</td>
<td>Note 6 1 1 1</td>
<td>FERET</td>
</tr>
<tr>
<td>FE level software exception</td>
<td>FETRAP</td>
<td>FETRAP instruction (vector = 1H to FH)</td>
<td>FE</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000031H</td>
<td>nextPC +0030H</td>
<td>Note 6 1 1 1</td>
<td>FERET</td>
</tr>
<tr>
<td>EI level software exception</td>
<td>TRAP</td>
<td>TRAP0n instruction (vector = 00 to 0FH)</td>
<td>EI</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000040H</td>
<td>nextPC +0040H</td>
<td>Note 6 s 1 1</td>
<td>EIRET</td>
</tr>
<tr>
<td>EI level software exception</td>
<td>TRAP</td>
<td>TRAP1n instruction (vector = 10H to 1FH)</td>
<td>EI</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00000050H</td>
<td>nextPC +0050H</td>
<td>Note 6 s 1 1</td>
<td>EIRET</td>
</tr>
<tr>
<td>System call exception</td>
<td>SYSCALL</td>
<td>SYSCALL instruction (vector = 00H to FFH)</td>
<td>EI</td>
<td>Precise</td>
<td>OK&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>×</td>
<td>×</td>
<td>00008000H</td>
<td>nextPC</td>
<td>Note 8 s 1 1</td>
<td>EIRET</td>
</tr>
</tbody>
</table>

**Notes**
1. The return PC and PSW, and the exception code storage destination are specified by the exception level (EI or FE) (nextPC: next instruction, currentPC: current instruction).
2. The base address is set by the exception handler switching function.
3. For details of the execution level, see **CHAPTER 4 EXECUTION LEVEL** in **PART 3**.
4. For the instruction access error input, see the Hardware User's Manual of each product.
5. These causes occur according to the operation order of each instruction.
6. The execution level changes to 0 when MPM.AUE = 1. It does not change when MPM.AUE = 0.
7. When this occurs during a critical section at the same exception level, values in the original return PC, PSW, etc. may be destroyed.
8. For the branch destination, see SYSCALL Instruction in **5.3 Instruction Set**.

**Remark** In the table, **Priority** refers to the order in which exceptions that have occurred at the same time and for which the acknowledgement conditions have been met are acknowledged.
6.1.2 Types of exceptions

The V850E2S CPU classifies exceptions into the following three types by their timing of generation and characteristics.

- Precise exception
- Asynchronous exception
- Interrupt

(1) Precise exception

This exception is precise in that it is generated in synchronization with an instruction that has caused it. Examples of this instruction are a software exception that is always generated as a result of executing an instruction, and an exception that is immediately generated if the result of instruction execution is illegal. Because execution can branch to exception processing before the following instruction is executed in case of a precise exception, the original processing can be correctly executed after exception processing in many cases. Note

The following exceptions are classified as precise exceptions.

- Execution protection exception
- Memory error exception
- Data protection exception
- Coprocessor unusable exception
- Reserved instruction exception
- FE level software exception
- EI level software exception
- System call exception

Note If a memory error exception occurs, the original processing cannot be restored because the timing of generation of this exception cannot be controlled.

(2) Asynchronous exception

This exception is acknowledged before the operation of an instruction is executed, by aborting that instruction. It is not generated as a result of executing the current instruction but is generated independently of the instruction. The following exceptions are classified as asynchronous exceptions.

- CPU initialization
- System error exception (Each source depends on the implementation.)
(3) Interrupt

This exception is acknowledged before the operation of an instruction is executed, by aborting that instruction. It is not generated as a result of executing the current instruction but is generated independently of the instruction. An interrupt is an exception to execute any user program via interrupt controller.

The following exceptions are classified as interrupts.

- FE level non-maskable interrupt
- FE level maskable interrupt
- EI level maskable interrupt

Unlike the other exceptions, the PSW.EP bit is cleared (0) when an interrupt is generated. Consequently, termination of the exception handler routine is reported to the external interrupt controller when the return instruction is executed. Be sure to execute an instruction that returns execution from an interrupt while the PSW.EP bit is cleared (0).

Caution: The PSW.EP bit is cleared (0) only when an interrupt (INT0 to INT127, FEINT, or FENMI) is acknowledged. It is set (1) when any other exception occurs. If an instruction to return execution from the exception handler routine that has been started by generation of an interrupt is executed while the PSW.EP bit is set (1), the resources on the external interrupt controller may not be released, causing malfunctioning.
6.1.3 Exception processing flow

The handling flow for exceptions in relation to instruction execution and results is reflected (by writing to registers, etc.) as shown below.

Acknowledgment or non-acknowledgment of an interrupt and asynchronous exception is decided before an instruction is executed. If the exception can be acknowledged, processing branches to exception processing. After exception handing, if the current instruction execution that has been aborted must be executed again, the return PC therefore stores the current instruction (Current PC).

By contrast, when a precise exception occurs, processing branches to exception processing unconditionally, as the instruction execution result. If multiple causes of precise exceptions exist at the same time, only the one with the highest priority is acknowledged. The return PC is determined according to that exception properties, and in cases where the instruction does not have to be re-executed after an exception, such as with a software trap or single step exception, the next instruction (Next PC) is stored. When re-execution is required, such as with a memory protection exception, the current instruction (Current PC) is stored.
6.1.4 Exception acknowledgment priority and pending conditions

Exception acknowledgment is when processing branches to the exception handler corresponding to the exception cause after an exception has occurred due to that exception cause. The CPU is able to acknowledge only one exception at a time. The following priority is used to determine which exception will be acknowledged. When multiple exceptions occur at the same time, exceptions that are not acknowledged are held pending (Except for CPU initialization. For details, refer to 6.2.5 Special operations).

<table>
<thead>
<tr>
<th>Priority</th>
<th>Exception</th>
<th>Timing</th>
</tr>
</thead>
<tbody>
<tr>
<td>High</td>
<td>CPU initialization (RESET)</td>
<td>Before instruction execution</td>
</tr>
<tr>
<td></td>
<td>FE level non-maskable interrupt (FENMI)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>System error exception (SYSERR)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FE level maskable interrupt (FEINT)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EI level maskable interrupt (INT)</td>
<td></td>
</tr>
<tr>
<td>Low</td>
<td>Execution protection exception (MIP)</td>
<td>After instruction execution</td>
</tr>
<tr>
<td></td>
<td>Memory error exception (MEP)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Data protection exception (MDP)(^{Note})</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Coprocessor unusable exception (UCPOP)(^{Note})</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reserved instruction exception (RIE)(^{Note})</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FE level software exception (FETRAP)(^{Note})</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EI level software exception (TRAP)(^{Note})</td>
<td></td>
</tr>
<tr>
<td></td>
<td>System call exception (SYSCALL)(^{Note})</td>
<td></td>
</tr>
</tbody>
</table>

Note The priority is the same, and the exception occurs based on the instruction operations.

6.1.5 Exception acknowledgment conditions

The acknowledgment of some exceptions may be held pending according to certain conditions.

Exceptions that are listed in Table 6-1 with “0” in the acknowledgment condition column can be acknowledged only when the relevant bit value is “0”. When one of these exceptions has a relevant bit value of “1”, acknowledgment of the exception is held pending until the relevant bit value becomes “0”, at which time the exception can be acknowledged.

6.1.6 Resume and restoration

When exception processing has been performed, it may affect the original program that was interrupted by the acknowledged exception. This effect is indicated from two perspectives: “Resume” and “Restoration”.

- Resume: Indicates whether or not the original program can be resumed from where it was interrupted.
- Restoration: Indicates whether or not the processor status (status of processor resources such as general-purpose registers and system registers) can be restored as they were when the original program was interrupted.
6.1.7 Exception level and context saving

(1) Exception level

The V850E2S CPU manages exception causes in three exception levels (EI level, FE level, and DB level). When an exception occurs, the exception cause, return PC, and return PSW are automatically stored in the corresponding return register according to each level (Except for CPU initialization. For details, refer to 6.2.5 Special operations).

Table 6-3. Exception Levels

<table>
<thead>
<tr>
<th>EI Level Exceptions</th>
<th>FE Level Exceptions</th>
<th>DB Level Exceptions(^\text{Note})</th>
</tr>
</thead>
<tbody>
<tr>
<td>EI level maskable interrupt</td>
<td>System error exception</td>
<td>Debug exception(^\text{Note})</td>
</tr>
<tr>
<td>EI level software exception</td>
<td>FE level maskable interrupt</td>
<td></td>
</tr>
<tr>
<td>System call exception</td>
<td>FE level non-maskable interrupt</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FE level software exception</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reserved instruction exception</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Memory error exception</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Execution protection exception</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Data protection exception</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Coprocessor unusable exception</td>
<td></td>
</tr>
</tbody>
</table>

Note: The DB level exceptions are used by the debug function for development tools

(2) Context saving

Exceptions with certain acknowledgment conditions may not be acknowledged at the start of exception processing, based on the pending bits (PSW.ID and NP bits) that are automatically set when another exception is acknowledged.

To enable processing of multiple exceptions of the same level that can be acknowledged again, certain information about the corresponding return registers and exception causes must be saved, such as to a stack. This information that must be saved is called the “context”.

In principle, before saving the context, caution is needed to avoid the occurrence of exceptions at the same level.

The work system registers that can be used for work to save the context, and the system registers that must be at least saved to enable multiple exception processing are called basic context registers.

These basic context registers are provided for each level.

Table 6-4. Basic Context Registers

<table>
<thead>
<tr>
<th>Exception Level</th>
<th>Basic Context Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>EI level</td>
<td>EIPC, EIPSW, EIIC, EIWR</td>
</tr>
<tr>
<td>FE level</td>
<td>FEPC, FEPSW, FEIC, FEWR</td>
</tr>
<tr>
<td>DB level(^\text{Note})</td>
<td>DBPC(^\text{Note}), DBPSW(^\text{Note}), DBIC(^\text{Note}), DBWR(^\text{Note})</td>
</tr>
</tbody>
</table>

Note: The DB level exceptions are used by the debug function for development tools
6.1.8 Return instructions

To return from exception processing, execute the return instruction (EIRET, FERET) corresponding to the relevant exception level.

When a context has been saved, such as to a stack, the context must be restored before executing the return instruction. When execution is returned from an irrecoverable exception, the status before the exception occurs in the original program cannot be restored. Consequently, the execution result may be different from that when the exception does not occur.

(1) EIRET instruction

The EIRET instruction is used to return from exception processing of EI level.

When the EIRET instruction is executed, the CPU performs the following processing and then passes control to the return PC address.

<1> Return PC and PSW are loaded from the EIPC and EIPSW registers.
<2> Control is passed to the address indicated by the return PC and PSW that were loaded.

When EP = 0, reports that the exception handler routine execution has been ended to the external units (interrupt controllers, etc.).

A return from EI level exception processing is illustrated below.

![Figure 6-1. EIRET Instruction](image-url)
(2) **FERET instruction**

To return from FE level exception processing, execute the FERET instruction.

When the FERET instruction is executed, the CPU performs the next processing and then passes control to the return PC address.

<1> Return PC and PSW are loaded from the FEPC and FEPSW registers.

<2> Control is passed to the address indicated by the return PC and PSW that were loaded.

---

**Figure 6-2. FERET Instruction**

![FERET Instruction Diagram]

- FERET instruction
- PC ← FEPC
- PSW ← FEPSW
- Jump to return PC address
(3) Execute the RETI instruction to return from an interrupt or EI level software exception (TRAP)

**Caution** The RETI instruction is defined for backward compatibility with the V850E1 and V850E2 CPU. Therefore, in principle, use of the RETI instruction is prohibited. Except for existing programs that cannot be revised, all RETI instructions should be replaced with EIRET or FERET instructions.

If the RETI instruction is used, the operation is undefined except when returning from an interrupt or EI level software exception (TRAP).

Execute the RETI instruction to return from an interrupt or EI level software exception (TRAP).

When the RETI instruction is executed, the CPU performs the next processing and then passes control to the return PC address.

<1> When the PSW.EP bit is 0 and the PSW.NP bit is 1, the return PC and PSW are loaded from FEPC and FEPSW. Otherwise, the return PC and PSW are read from EIPC and EIPSW.

<2> Control is passed to the address indicated by the return PC and PSW that were loaded.

When returning from any type of exception processing, the LDSR instruction must be used just before the RETI instruction to correctly restore the PC and PSW, and the flags for the PSW.NP and PSW.EP bits must be set to the following status.

- When returning from FE level maskable interrupt servicing: PSW.NP bit = 1, PSW.EP bit = 0
- When returning from EI level maskable interrupt servicing: PSW.NP bit = 0, PSW.EP bit = 0
- When returning from EI level software exception (TRAP) processing: PSW.EP bit = 1

**Note** The RETI instruction cannot be used to return from FENMI. After exception processing, perform a system reset. FENMI is acknowledged even when the PSW.NP bit is set (1).

The following figure illustrates return processing using the RETI instruction.

**Figure 6-3. RETI Instruction**
6.2 Operations When Exception Occurs

6.2.1 EI level exception without acknowledgment conditions

This exception can always be acknowledged because it cannot be disabled by changing the instruction or status of the PSW from being acknowledged.

If an EI level exception without acknowledgment conditions occurs, the CPU performs the following processing and transfers control to the exception handler routine.

<1> Saves the return PC to EIPC.
<2> Saves the current PSW to EIPSW.
<3> Writes the exception code to EIIC register\(^{Note}\).
<4> Sets (1) the PSW.ID bit.
<5> Sets (1) the PSW.EP bit.
<6> Clears (0) the PSW.NPV, DMP, and IMP bits if the MPM.AUE bit is set (1). Otherwise, the PSW.NPV, DMP, and IMP bits will not be updated.
<7> Sets an exception handler address to the PC and transfers control to the exception handler routine.

\(^{Note}\) Although the exception code is also written to the lower 16 bits (EICC) of the ECR register, the EIIC register should be used except when using an existing program that cannot be revised.

EIPC and EIPSW are used as status save registers. An EI level exception without acknowledgment conditions is acknowledged even if it occurs while another EI level exception is being processed (while the PSW.NP or PSW.ID bit is 1). If an EI level exception without acknowledgment conditions occurs before the context of the EI level exception is saved, therefore, the original PC and PSW may be damaged.

Because only one pair of EIPC and EIPSW is available, the context must be saved in advance by a program before multiple exceptions are enabled.

The format of processing of an EI level exception without acknowledgment conditions is illustrated below.
Figure 6-4. Processing Format of EI Level Exception Without Acknowledgment Conditions

- Occurrence of exception
- EIPC ← Return PC
- EIPSW ← PSW
- EIIC ← Exception code
- PSW.ID ← 1
- PSW.EP ← 1
- MPM.AUE = 1
- Yes
- No
- Clears (0) PSW.NPV, DMP, and IMP bits.
- PC ← Handler address
- Exception processing
6.2.2 EI level exception with acknowledgment conditions

This exception can be held pending by the PSW.ID and NP bits from being acknowledged.

If an EI level exception with acknowledgment conditions is generated, the CPU performs the following processing and transfers control to the exception handler routine.

<1> Holds the exception pending if the PSW.NP bit is set (1).
<2> Holds the exception pending if the PSW.ID bit is set (1).
<3> Saves the return PC to EIPC.
<4> Saves the current PSW to EIPSW.
<5> Writes an exception code to EIIC<sup>Note</sup>.
<6> Sets (1) the PSW.ID bit.
<7> Clears (0) the PSW.EP bit if an interrupt occurs. Sets (1) the PSW.EP bit if any other exception occurs.
<8> Clears (0) the PSW.NPV, DMP, and IMP bits if the MPM.AUE bit is set (1). Otherwise, the PSW.NPV, DMP, and IMP bits will not be updated.
<9> Sets an exception handler address to the PC and transfers control to the exception handler.

<sup>Note</sup> Although the exception code is also written to the lower 16 bits (EICC) of the ECR register, the EIIC register should be used except when using an existing program that cannot be revised.

EIPC and EIPSW are used as status save registers. An EI level exception with acknowledgment conditions that has occurred is held pending while other EI level exception is being processed (while the PSW.NP or PSW.ID bit is 1). In this case, if the PSW.NP and ID bits are cleared (0) by using the LDSR or EI instruction, the EI-level exception with acknowledgment conditions which have been held pending is acknowledged.

Because only one pair of EIPC and EIPSW is available, the context must be saved in advance by the program before multiple exceptions are enabled.

The format of processing of an EI level exception with acknowledgment conditions is illustrated below.
Figure 6-5. Processing Format of EI Level Exception with Acknowledgment Conditions

1. **Occurrence of exception**
   - If yes, proceed to the next step.
   - If no, go back to the occurrence of exception.

2. **PSW.NP = 0**
   - If yes, continue.
   - If no, go back to the occurrence of exception.

3. **PSW.ID = 0**
   - If yes, proceed to the next step.
   - If no, go back to the PSW.NP = 0 step.

4. **EIPC \(\leftarrow\) Return PC**
   - **EIPSW \(\leftarrow\) PSW**
   - **EIIC \(\leftarrow\) Exception code**
   - **PSW.ID \(\leftarrow\) 1**

5. **Interrupt?**
   - If interrupt, proceed to the next step.
   - If other than interrupt, go back to the PSW.ID = 0 step.

6. **Clears (0) PSW.EP bit.**
   - If yes, continue.
   - If no, go back to the interrupt.

7. **Sets (1) PSW.EP bit.**
   - If yes, continue.
   - If no, go back to the MPM.AUE = 1 step.

8. **MPM.AUE = 1**
   - If yes, proceed to the next step.
   - If no, go back to the Clears (0) PSW.NP, DMP, and IMP bits.

9. **PC \(\leftarrow\) Handler address**

10. **Exception processing pending**
    - If no, continue.
    - If yes, go back to the occurrence of exception.
6.2.3 FE level exception without acknowledgment conditions

This exception cannot be disabled by an instruction or by changing the status of PSW from being acknowledged and can always be acknowledged.

If an FE level exception without acknowledgment conditions is generated, the CPU performs the following processing and transfers control to the exception handler routine.

<1> Saves the return PC to FEPC.
<2> Saves the current PSW to FEPSW.
<3> Writes the exception code to FEIC\textsuperscript{Note 1}.
<4> Sets (1) the PSW.NP and ID bits.
<5> Clears (0) the PSW.EP bit if an interrupt occurs. Sets (1) the PSW.EP bit if any other exception occurs.
<6> Clears (0) the PSW.NPV, DMP, and IMP bits if the MPM.AUE bit is set (1). Otherwise, the PSW.NPV, DMP, and IMP bits will not be updated\textsuperscript{Note 2}.
<7> Sets an exception handler address to the PC and transfers control to the handler.

Notes 1. Although the exception code is also written to the higher 16 bits (FECC) of the ECR register, the FEIC register should be used except for when using the existing program that cannot be revised.

2. The PSW.NPV, DMP, and IMP bits are always cleared (0) if an exception related to processor protection (MDP or MIP exception) occurs.

FEPC and FEPSW are used as status save registers. An FE level exception without acknowledgment conditions is acknowledged even if it occurs while other FE level exception is being processed (while the PSW.NP bit is 1). If the exception occurs before the context of the FE exception level is saved, therefore, the original PC and PSW may be damaged.

Because only one pair of FEPC and FEPSW is available, the context must be saved in advance by a program before multiple exceptions are enabled.

The format of processing of an FE level exception without acknowledgment conditions is illustrated below.
Figure 6-6. Processing Format of FE Level Exception Without Acknowledgment Conditions

Note

If a processor protection exception (MDP or MIP) occurs, the PSW.NPV, DMP, and IMP bits are always cleared (0) regardless of the status of MPM.AUE.
6.2.4 FE level exception with acknowledgment conditions

This exception can be held pending by the PSW.NP bit from being acknowledged.

If an FE level exception with acknowledgment conditions is generated, the CPU performs the following processing and transfers control to the exception handler routine.

1. Holds the exception pending if the PSW.NP bit is set (1).
2. Saves the return PC to FEPC.
3. Saves the current PSW to FEPSW.
4. Writes an exception code to FEIC<sup>Note 1</sup>.
5. Sets (1) the PSW.NP and ID bits.
6. Clears (0) the PSW.EP bit if an interrupt occurs. Sets (1) the PSW.EP bit if any other exception occurs.
7. Clears (0) the PSW.NPV, DMP, and IMP bits if the MPM.AUE bit is set (1). Otherwise, the PSW.NPV, DMP, and IMP bits will not be updated.
8. Sets an exception handler address to the PC and transfers control to the exception handler.

**Notes** 1. Although the exception code is also written to the lower 16 bits (FECC) of the ECR register, the FEIC register should be used except for when using the existing program that cannot be revised.

FEPC and FEPSW are used as status save registers. An FE level exception with acknowledgment conditions that has occurred is held pending while another FE level exception is being processed (while the PSW.NP is 1). In this case, if the PSW.NP bit is cleared (0) by using the LDSR instruction, the FE-level exception with acknowledgment conditions which has been held pending is acknowledged.

Because only one pair of FEPC and FEPSW is available, the context must be saved in advance by a program before multiple exceptions are enabled.

The format of processing of an FE level exception with acknowledgment conditions is illustrated below.
Figure 6-7. Processing Format of FE Level Exception with Acknowledgment Conditions

- **Occurrence of exception**
  - **PSW.NP = 0**
    - Yes
    - FEPC ← Return PC
    - FEPSW ← PSW
    - FEIC ← Exception code
    - PSW.NP ← 1
    - PSW.ID ← 1

- Interrupt?
  - Interrupt
    - Clears (0) PSW.EP bit.
  - Other than interrupt
    - Sets (1) PSW.EP bit.

- MPM.AUE = 1
  - Yes
    - Clears (0) PSW.NP, DMP, and IMP bits.
  - No
    - PC ← Handler address

- Exception processing pending
- Exception processing
6.2.5 Special operations

1. EP bit of PSW register

If an interrupt is acknowledged, the PSW.EP bit is cleared (0). If an exception other than an interrupt is acknowledged, the PSW.EP bit is set (1).

Depending on the status of the EP bit, the operation changes when the EIRET, FERET, or RETI instruction is executed. If the EP bit is cleared (0), the end of the exception processing routine is reported to the external interrupt controller. This function is necessary for correctly controlling the resources on the interrupt controller when an interrupt is acknowledged or when execution returns from the interrupt.

To return from an interrupt, be sure to execute the return instruction with the EP bit cleared (0).

2. NPV, DMP, and IMP bits of PSW register

If a processor protection exception is acknowledged, the PSW.NPV, DMP, and IMP bits are unconditionally cleared (0). If an exception other than the processor protection exception is acknowledged, the operation differs depending on the setting of the MPM.AUE bit. If the MPM.AUE bit is set (1) (if the execution level auto transition function is enabled), the PSW.NPV, DMP, and IMP bits are cleared (0). If the MPM.AUE bit is cleared (0) (if the execution level auto transition function is disabled), the value of the PSW.NPV, DMP, and IMP bits is not updated but the previous value is retained.

3. Coprocessor unusable exception

The generated opcode of the coprocessor unusable exception changes depending on the function specification of the product.

If an opcode defined as a coprocessor instruction is not implemented on the product or if its use is not enabled depending on the operation status, the coprocessor unusable exception (UCPOP) immediately occurs when an attempt to execute the coprocessor instruction is made.

For details, refer to CHAPTER 7 COPROCESSOR UNUSABLE STATUS.

4. Reserved instruction exception

If an opcode that is reserved for future function extension and for which no instruction is defined is executed, a reserved instruction exception (RIE) occurs.

However, which of the following two types of operations each opcode is to perform may be defined by the product specification.

- Reserved instruction exception occurs.
- Operates as a defined instruction.

An opcode for which a reserved instruction exception occurs is always defined as an RIE instruction.
(5) System call exception

For a system call exception, a table entry to be referenced is selected by the value of a vector specified by the opcode and the value of the SSCFG.SIZE bit, and the exception handler address is calculated in accordance with the contents of that table entry and the value of the SCBP register.

If table size n is specified by SSCFG.SIZE, for example, a table entry is selected as follows. Note that, where n < 255, table entry 0 is referenced from vector n+1 to 255.

<table>
<thead>
<tr>
<th>Vector</th>
<th>Exception Code</th>
<th>Table Entry to Be Referenced</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000 8000H</td>
<td>Table entry 0</td>
</tr>
<tr>
<td>1</td>
<td>0000 8001H</td>
<td>Table entry 1</td>
</tr>
<tr>
<td>2</td>
<td>0000 8002H</td>
<td>Table entry 2</td>
</tr>
<tr>
<td>(omitted)</td>
<td>:</td>
<td>:</td>
</tr>
<tr>
<td>n-1</td>
<td>0000 8000H + (n-1) H</td>
<td>Table entry n-1</td>
</tr>
<tr>
<td>n</td>
<td>0000 8000H + nH</td>
<td>Table entry n</td>
</tr>
<tr>
<td>N+1</td>
<td>0000 8000H + (n+1) H</td>
<td>Table entry 0</td>
</tr>
<tr>
<td>(omitted)</td>
<td>:</td>
<td>:</td>
</tr>
<tr>
<td>254</td>
<td>0000 80FEH</td>
<td>Table entry 0</td>
</tr>
<tr>
<td>255</td>
<td>0000 80FFH</td>
<td>Table entry 0</td>
</tr>
</tbody>
</table>

Caution Place an error processing routine at table entry 0 because it is also selected when a vector exceeding n specified by SCCFG.SIZE is specified.

(6) Reset

An operation which is the same as an exception is performed to initialize the CPU by reset. However, reset does not belong to any of EI level exception, FE level exception. The reset operation is the same that of an exception without acknowledgment conditions, but the value of each register is changed to the default value. In addition, execution does not return from the reset status.

All exceptions that have occurred at the same time as CPU initialization are canceled and not acknowledged even after CPU initialization.
6.3 Exception Management

The V850E2S CPU provides the exception synchronization instruction (SYNCE instruction). The exceptions that are synchronized by the SYNCE instruction are imprecise exceptions. However, since the V850E2S CPU does not support imprecise exceptions, the SYNCE instruction is replaced by the SYNCM instruction when executed.
6.4 Exception Handler Address Switching Function

The V850E2S CPU can use the exception handler address switching function to change the exception handler address. The exception handler address where processing is passed after an exception is determined by the value set by this exception handler switching function.

The exception handler address switching function uses the following two banks among the system register banks. For details, see 2.4 CPU Function Bank/Exception Handler Address Switching Function Banks.

The exception handler address are divided into the following three types.

- CPU initialization (RESET)
- EI level maskable interrupts (INT0 to INT127)
- All other types of exceptions

6.4.1 Determining exception handler addresses

The current exception handler address is indicated by the register assigned to exception handler switching function bank 1 (ESWH1).

(1) Start address for CPU initialization (RESET)

This address is indicated by the EH_RESET register.

(2) EI level maskable interrupt (INT0 to INT127)

This interrupt is indicated by the EH_BASE register and the RINT bit in the EH_CFG register. The settings in this register can be changed by software.

When the RINT bit is cleared (0), 128 different exception handler addresses that include the EH_BASE register and offset addresses are used as the exception handler addresses for INT0 to INT127.

When the RINT bit is set (1), the exception handler addresses for INT0 to INT127 are reduced and a single exception handler address specified by adding 0080H to EH_BASE is used.

Once an 4096-byte address range has been reserved for INT0 to INT127 exception handler addresses, reduction to 16 bytes can be performed by setting (1) the RINT bit.

Caution Even when using a reduced exception handler address, exception codes can be used to distinguish among exception causes for INT0 to INT127.

(3) Exception handler addresses for other types of exceptions

These addresses are indicated by the EH_BASE register. Offset addresses for each exception are added to addresses indicated in the EH_BASE register to create the address that is used as the particular exception handler address. The settings in this register can be changed by software.
6.4.2 Purpose of exception handler address switching

Exception handler address switching setting is made by software after startup.

(1) Switch according to software

After system startup, addresses can be switched to set up a temporary consistent instruction address area when instructions are not consistent at addresses near the exception handler address, for various reasons (such as a flash memory rewrite).

6.4.3 Settings for exception handler address switching function

(1) Switch according to software

The following methods can be used to change the exception handler address via the following steps while the CPU is operating.

![Diagram]

Switch bank to EHSW0 bank

Set SW_BASE register

Write 1 to SW_CTL.SET

End

When switching exception handler addresses, try to prevent exceptions from occurring between when the switch is started and ended (or, if an exception does occur, try to prevent any problems it would cause). For example, this can be done by prohibiting exceptions, by using control to prevent system-wide exceptions from occurring, or by assigning only programs that operate normally to the exception handler addresses before and after the switch.

Caution The CPU initialization (RESET) start address cannot be changed by software.
CHAPTER 7 COPROCESSOR UNUSABLE STATUS

The V850E2S CPU defines a function limited to a specific application as a coprocessor.

7.1 Coprocessor Unusable Exception

A coprocessor unusable exception (UCPOP) occurs in the following cases if an opcode defined as a coprocessor instruction is to be executed.

- If the coprocessor function is not defined
- If the coprocessor function is not implemented for the product
- If the coprocessor function is disabled by a function of the product

The coprocessor unusable exception is assigned an exception code for each coprocessor function. The correspondence between the coprocessor functions and exception causes is shown in the following table.

<table>
<thead>
<tr>
<th>Coprocessor Function</th>
<th>Exception to Occur</th>
<th>Exception Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Undefined</td>
<td>UCPOP0 to UCPOP7Note</td>
<td>530H to 537HNote</td>
</tr>
</tbody>
</table>

Note Which exception occur for an undefined opcode is defined by the product specification. For details, refer to the manuals of each product.
Coprocessor instructions are not defined in the V850E2S CPU.

7.2 System Registers

System registers are defined as a part of some coprocessor functions. The operation of the system register of the corresponding coprocessor function is undefined in the following cases because of the architecture.

- If the coprocessor function is not implemented on the product
- If the coprocessor function is disabled by a function of the product
CHAPTER 8  RESET

8.1 Status of Registers After Reset

If a reset signal is input by a method defined by the product specification, the program registers and system registers are placed in the status shown in Table 8-1, and program execution is started. Initialize the contents of each register to an appropriate value in the program.

Table 8-1. Status of Registers After Reset

<table>
<thead>
<tr>
<th>Register</th>
<th>Status After Reset (Initial Value)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program registers</td>
<td></td>
</tr>
<tr>
<td>General-purpose register (r0)</td>
<td>00000000H (fixed)</td>
</tr>
<tr>
<td>General-purpose registers (r1 to r31)</td>
<td>Undefined</td>
</tr>
<tr>
<td>Program counter (PC)</td>
<td>00000000H</td>
</tr>
<tr>
<td>System registers</td>
<td></td>
</tr>
<tr>
<td>EIPC – Status save register when acknowledging EI level exception</td>
<td>Undefined</td>
</tr>
<tr>
<td>EIPSW – Status save register when acknowledging EI level exception</td>
<td>00000020H</td>
</tr>
<tr>
<td>FEPC – Status save register when acknowledging FE level exception</td>
<td>Undefined</td>
</tr>
<tr>
<td>FEPSW – Status save register when acknowledging FE level exception</td>
<td>00000020H</td>
</tr>
<tr>
<td>ECR – Exception cause</td>
<td>00000000H</td>
</tr>
<tr>
<td>PSW – Program status word</td>
<td>00000020H</td>
</tr>
<tr>
<td>SCCFG – SYSCALL operation configuration</td>
<td>Undefined</td>
</tr>
<tr>
<td>SCBP – SYSCALL base pointer</td>
<td>Undefined</td>
</tr>
<tr>
<td>EIIC – EI level exception cause</td>
<td>00000000H</td>
</tr>
<tr>
<td>FEIC – FE level exception cause</td>
<td>00000000H</td>
</tr>
<tr>
<td>DBIC Note – DB level interrupt cause</td>
<td>00000000H</td>
</tr>
<tr>
<td>CTPC – CALLT execution status save register</td>
<td>Undefined</td>
</tr>
<tr>
<td>CTPSW – CALLT execution status save register</td>
<td>00000020H</td>
</tr>
<tr>
<td>CTBP – CALLT base pointer</td>
<td>Undefined</td>
</tr>
<tr>
<td>EIWR – EI level exception working register</td>
<td></td>
</tr>
<tr>
<td>FWR – FE level exception working register</td>
<td></td>
</tr>
<tr>
<td>BSEL – Register bank selection</td>
<td>00000000H</td>
</tr>
</tbody>
</table>

Note: The DBIC register is used by the debug function for development tools.

8.2 Start

The CPU executes a reset to start execution of a program from the reset address specified by the exception handler address switching function.

INT exceptions are not acknowledged immediately after a reset. If the program will use INT exceptions, be sure to clear (0) the PSW.ID bit.
PART 3 PROCESSOR PROTECTION FUNCTION
CHAPTER 1 OVERVIEW

The V850E2S CPU conforms to the V850E2v3 Architecture and supplies a processor protection function that detects or prevents illegal use of system resources and inappropriate possession of the CPU execution time by non-trusted programs or program loops, thereby enabling a highly-reliable system to be set up.

Caution  The available processor protection functions vary depending on the product.

1.1 Features

(1) Resource access control
The V850E2S CPU supplies a function to control accesses to the following two types of resources.

- System register protection
  Damage to the system registers by a non-trusted program can be prevented.

- Memory protection
  A total of four protection areas can be set, which are shared as instruction/constant protection areas and data protection areas in the address space. As a result, execution or data manipulation by the user program that is not allowed is detected, so that illegal execution or data manipulation can be prevented. Each area is specified using both upper-limit and lower-limit addresses, so that the address space can be efficiently used with fine detail.

(2) Management by execution level
The V850E2S CPU has more than one status bit to control accesses to the resources, and combinations of these status bits are defined as execution levels.

The user can control accesses in accordance with a situation by selecting an execution level in accordance with the situation, or by using an execution level auto transition function that automatically changes when some special instructions are executed if an exception occurs or when execution returns from an exception.
(3) Selectable and scalable specification

To use the execution level auto transition function, the OS (and programs similar to it), common library, and user task must comply with a specific program model.

The V850E2S CPU employs scalable specification that allows processor protection to be used even when the execution level auto transition function is not selected. Therefore, the processor protection can be easily introduced to the existing software resources. Moreover, the operation can be performed, in a status without a processor protection function as usual.
CHAPTER 2 REGISTER SET

2.1 System Register Bank

Table 2-1 shows the system register banks related to the processor protection function.

The processor protection setting bank, the processor protection violation bank and the software paging bank are selected by setting 00001001H, 00001000H and 00001010H to a system register (BSEL) by using an LDSR instruction.

System registers numbered 28 to 31 are shared by the banks, and the EIWR, FEWR, DBWR\textsuperscript{Note}, and BSEL registers of the CPU function bank are referenced regardless of the set value of the BSEL register.

\textbf{Note} The DBWR register is used by the debug function for development tools.

- Processor protection violation bank
  (Group number: 10H, Bank number: 00H, Abbreviation: MPV/PROT00 bank, Stores processor protection violation registers.)
- Processor protection setting bank
  (Group number: 10H, Bank number: 01H, Abbreviation: MPU/PROT01 bank, Stores processor protection setting registers.)
- Software paging bank
  (Group number: 10H, Bank number: 10H, Abbreviation: PROT10 bank, Stores processor protection setting/violation registers.)

The following system register of the CPU function bank is used as a register related to the processor protection function.

- PSW register
# Table 2-1. System Register Bank

<table>
<thead>
<tr>
<th>Bank label</th>
<th>Register No.</th>
<th>Name</th>
<th>Function</th>
<th>Function</th>
<th>Name</th>
<th>Function</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPV, PROT00</td>
<td>0</td>
<td>VSECR</td>
<td>System register protection violation cause</td>
<td>MPM</td>
<td>Setting of processor protection operation mode</td>
<td>MPM</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>VSTID</td>
<td>System register protection violation task identifier</td>
<td>MPC</td>
<td>Specification of processor protection command</td>
<td>MPC</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>VSADR</td>
<td>System register protection violation address</td>
<td>TID</td>
<td>Task identifier</td>
<td>TID</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td>Reserved for function expansion</td>
<td>Reserved for function expansion</td>
<td>VMECR</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>VMECR</td>
<td>Memory protection violation cause</td>
<td>VMTID</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>VMTID</td>
<td>Memory protection violation task identifier</td>
<td>VMADR</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>VMADR</td>
<td>Memory protection violation address</td>
<td>PA0L</td>
<td>Protection area 0 lower-limit address</td>
<td>PA0L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
<td>Reserved for function expansion</td>
<td>PA0U</td>
<td>Protection area 0 upper-limit address</td>
<td>PA0U</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8</td>
<td></td>
<td></td>
<td>PA1L</td>
<td>Protection area 1 lower-limit address</td>
<td>PA1L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>9</td>
<td></td>
<td></td>
<td>PA1U</td>
<td>Protection area 1 upper-limit address</td>
<td>PA1U</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>PA2L</td>
<td>Protection area 2 lower-limit address</td>
<td>PA2L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>11</td>
<td></td>
<td></td>
<td>PA2U</td>
<td>Protection area 2 upper-limit address</td>
<td>PA2U</td>
<td></td>
</tr>
<tr>
<td></td>
<td>12</td>
<td></td>
<td></td>
<td>PA3L</td>
<td>Protection area 3 lower-limit address</td>
<td>PA3L</td>
<td></td>
</tr>
<tr>
<td></td>
<td>13</td>
<td></td>
<td></td>
<td>PA3U</td>
<td>Protection area 3 upper-limit address</td>
<td>PA3U</td>
<td></td>
</tr>
<tr>
<td></td>
<td>14</td>
<td></td>
<td>Reserved for function expansion</td>
<td>Reserved for function expansion</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>27</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>28</td>
<td>EIWR</td>
<td>Work register for EI level exception</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>29</td>
<td>FEWR</td>
<td>Work register for FE level exception</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>30</td>
<td>DBWR&lt;sup&gt;RD&lt;/sup&gt;</td>
<td>Work register for DB level exception</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>31</td>
<td>BSEL</td>
<td>Selection of register bank</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note**  The DBWR register is used by the debug function for development tools.
2.2 System Registers

(1) Processor protection setting registers

The processor protection setting registers select a processor protection mode and specifies a subject to protection. A system register can be read or written by the LDSR or STSR instruction, by specifying one of the system register numbers shown in this table.

Table 2-2 lists the processor protection setting registers.

<table>
<thead>
<tr>
<th>System Register Number</th>
<th>Name</th>
<th>Function</th>
<th>Able to Specify Operands?</th>
<th>System Register Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>LDSR</td>
<td>STSR</td>
</tr>
<tr>
<td>0</td>
<td>MPM</td>
<td>Setting of processor protection operation mode</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>1</td>
<td>MPC</td>
<td>Specification of processor protection command</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>2</td>
<td>TID</td>
<td>Task identifier</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>3 to 5</td>
<td></td>
<td>(Reserved for future function expansion (Operation is not guaranteed if these registers are accessed.))</td>
<td>×</td>
<td>×</td>
</tr>
<tr>
<td>6</td>
<td>PA0L</td>
<td>Protection area 0 lower-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>7</td>
<td>PA0U</td>
<td>Protection area 0 upper-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>8</td>
<td>PA1L</td>
<td>Protection area 1 lower-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>9</td>
<td>PA1U</td>
<td>Protection area 1 upper-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>10</td>
<td>PA2L</td>
<td>Protection area 2 lower-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>11</td>
<td>PA2U</td>
<td>Protection area 2 upper-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>12</td>
<td>PA3L</td>
<td>Protection area 3 lower-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>13</td>
<td>PA3U</td>
<td>Protection area 3 upper-limit address</td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td>14-27</td>
<td></td>
<td>(Reserved for future function expansion (Operation is not guaranteed if these registers are accessed.))</td>
<td>×</td>
<td>×</td>
</tr>
</tbody>
</table>

Note Refer to CHAPTER 5 SYSTEM REGISTER PROTECTION.

Remark √: Indicates in the column of “Able to Specify Operands?” that the register can be specified. In the column of “System Register Protection”, this symbol indicates that the register is protected.

×: Indicates in the column of “Able to Specify Operands?” that the register cannot be specified. In the column of “System Register Protection”, this symbol indicates that the register is not protected.
(2) Processor protection violation registers

The processor protection violation registers (memory protection violation report registers) report a violation causes, violation task identifiers, and violation addresses. A system register can be read or written by the LDSR or STSR instruction, by specifying one of the system register numbers shown in this table.

Table 2-3 lists the processor protection violation registers.

| System Register Number | Name          | Function                              | Able to Specify Operands? | System Register Protection
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>VSECR</td>
<td>System register protection violation cause</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>1</td>
<td>VSTID</td>
<td>System register protection violation task identifier</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>2</td>
<td>VSADR</td>
<td>System register protection violation address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>3</td>
<td>(Reserved for future function expansion (Operation is not guaranteed if this register is accessed.))</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>VMECR</td>
<td>Memory protection violation cause</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>5</td>
<td>VMTID</td>
<td>Memory protection violation task identifier</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>6</td>
<td>VMADR</td>
<td>Memory protection violation address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>7 to 27</td>
<td>(Reserved for future function expansion (Operation is not guaranteed if these registers are accessed.))</td>
<td>✓</td>
<td>✓</td>
<td></td>
</tr>
</tbody>
</table>

Note Refer to CHAPTER 5 SYSTEM REGISTER PROTECTION.

Remark ✓: Indicates in the column of “Able to Specify Operands?” that the register can be specified. In the column of “System Register Protection”, this symbol indicates that the register is protected.

✗: Indicates in the column of “Able to Specify Operands?” that the register cannot be specified. In the column of “System Register Protection”, this symbol indicates that the register is not protected.

(3) Software paging registers

The software paging registers realize software paging operation using memory protection. These registers are maps of the processor protection setting registers and processor protection violation registers.

With the V850E2S CPU, it is a general rule to set a fixed memory protection area for each task to protect the memory. However, an operation that sequentially changes protection setting by an exception program that is started by a processor protection exception if a memory access is requested when the program accesses the memory is assumed to provide for a case where the number of memory protection areas runs short in an extremely large software system. This operation method is called software paging, and a bank consisting of system registers suitable for this operation is defined as a software paging bank.

By using this bank, the switching of the bank can be reduced to once during a processor protection exception processing. As a result, the software overhead can be reduced by decreasing the number of general-purpose registers necessary for software paging and by reducing the execution cycles necessary for saving or restoring the context.

Table 2-4 lists the software paging registers. A system register can be read or written by the LDSR or STSR instruction, by specifying one of the system register numbers shown in the following table.
## Table 2-4. Software Paging Registers

<table>
<thead>
<tr>
<th>System Register Number</th>
<th>Name</th>
<th>Function</th>
<th>Able to Specify Operands?</th>
<th>System Register Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>LDSR</td>
<td>STSR</td>
</tr>
<tr>
<td>0</td>
<td>MPM</td>
<td>Setting of processor protection operation mode</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>1</td>
<td>MPC</td>
<td>Specification of processor protection command</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>2</td>
<td>TID</td>
<td>Task identifier</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>3</td>
<td>VMECR</td>
<td>Memory protection violation cause</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>4</td>
<td>VMTID</td>
<td>Memory protection violation task identifier</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>5</td>
<td>VMADR</td>
<td>Memory protection violation address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>6</td>
<td>PA0L</td>
<td>Protection area 0 lower-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>7</td>
<td>PA0U</td>
<td>Protection area 0 upper-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>8</td>
<td>PA1L</td>
<td>Protection area 1 lower-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>9</td>
<td>PA1U</td>
<td>Protection area 1 upper-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>10</td>
<td>PA2L</td>
<td>Protection area 2 lower-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>11</td>
<td>PA2U</td>
<td>Protection area 2 upper-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>12</td>
<td>PA3L</td>
<td>Protection area 3 lower-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>13</td>
<td>PA3U</td>
<td>Protection area 3 upper-limit address</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>14-27</td>
<td>(Reserved for future function expansion (Operation is not guaranteed if these registers are accessed.))</td>
<td>×</td>
<td>×</td>
<td>✓</td>
</tr>
</tbody>
</table>

**Note**  Refer to **CHAPTER 5 SYSTEM REGISTER PROTECTION**.

**Remark**  
✓: Indicates in the column of “Able to Specify Operands?” that the register can be specified. In the column of “System Register Protection”, this symbol indicates that the register is protected.

×: Indicates in the column of “Able to Specify Operands?” that the register cannot be specified. In the column of “System Register Protection”, this symbol indicates that the register is not protected.
2.2.1 PSW – Program Status Word

Bits related to the processor protection function are assigned to bits 16 to 18 of the PSW register in the CPU function bank.

![Figure 2-1. Memory Protection Operation Status Bits in PSW](image)

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 18           | NPV      | Status bit of system register protection. This bit indicates whether the CPU trusts an access by the program currently under execution to the system register.  
0: T state (CPU trusts the access to the system register.) (initial value)  
1: NT state (CPU does not trust the access to the system register.)  
The system register protection function does not limit accesses if the NPV bit indicates the T state. If it indicates the NT state, it limits the accesses. |
| 17           | DMP      | Status bit of memory protection for data access (data area). This bit indicates whether the CPU trusts a data access by the program currently under execution. (initial value: 0)  
0: T state (CPU trusts data access.) (initial value)  
1: NT state (CPU does not trust data access.)  
The memory protection function does not limit data access if the DMP bit indicates the T state. If it indicates the NT state, it limits data access. |
| 16           | IMP      | Status bit of memory protection for program area. This bit indicates whether the CPU trusts an access by the program currently under execution to a program area. (initial value: 0)  
0: T state (CPU trusts the access to the program area.) (initial value)  
1: NT state (CPU does not trust the access to the program area.)  
The memory protection function does not limit an access to the program area if the IMP bit indicates the T state. If it indicates the NT state, it limits an access to the program area. |
2.2.2 MPM – Setting of processor protection operation mode

The processor protection mode register determines the basic operation status of the processor protection function. Be sure to set bits 31 to 6 and 2 to “0”.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>DWE</td>
<td>This bit enables or disables write access to any space that is not in a specified area. When this DWE bit is cleared to 0, write access to data placed in any space that is not in a specified area is prohibited. If an instruction that writes data to the access-prohibited space is executed, data protection violation is detected and the MDP exception is immediately acknowledged. 0: Disables write access to space not in a specified area 1: Enables write access to space not in a specified area</td>
</tr>
<tr>
<td>4</td>
<td>DRE</td>
<td>This bit enables or disables read access to any space that is not in a specified area. When this DRE bit is cleared to 0, read access to data placed in any space that is not in a specified area is prohibited. If an instruction that reads data from the access-prohibited space is executed, data protection violation is detected and the MDP exception is immediately acknowledged. 0: Disables read access to space not in a specified area 1: Enables read access to space not in a specified area</td>
</tr>
<tr>
<td>3</td>
<td>DXE</td>
<td>This bit enables or disables execution of an instruction in any space that is not in a specified area. When this DXE bit is cleared to 0, execution of a program placed in any space that is not in a specified area is prohibited. If execution of an instruction is attempted in an access-prohibited space, an instruction protection violation is detected and an MIP exception is immediately acknowledged. 0: Disables execution of instructions in space not in a specified area 1: Enables execution of instructions in space not in a specified area</td>
</tr>
</tbody>
</table>
Bit Position | Bit Name | Description
---|---|---
1 | AUE | This bit automatically changes the execution level if an exception occurs, and sets a function to update the PSW.NPV, DMP, and IMP bits (initial value: 0).
   |  | 0: Does not automatically update.
   |  | The value of the PSW.NPV, DMP, and IMP bits are not changed even if an exception occurs\(^\text{Note2}\).\(^\text{Note3}\).
   |  | 1: Automatically updates.
   |  | The value of the PSW.NPV, DMP, and IMP bits is cleared to 0 if an exception occurs.

**Notes**
1. DWE, DRE, and DXE are valid only for the 64 MB space from 0000_0000H to 01FF_FFFFH and from FE00_0000H to FFFF_FFFFH. Instruction execution and access are prohibited outside of the 64 MB space described above.
2. The exception that changes the execution level to the DB level and the processor protection violation exceptions (MDP and MIP exceptions) are excluded. When these exceptions are acknowledged, the PSW.NPV, DMP, and IMP bits are always updated to 0 under any circumstances.
3. The PSW.NPV bit is fixed to 0 and cannot be changed if the MPM.AUE bit is cleared (0).

**Remark** The PAnL/U register setting takes priority among all settings in the 64 MB space where addressing is enabled. For example, even if read access is enabled for a space that is not covered by the area specification in DRE = 1, read access is still prohibited in any area set as access-prohibited in the PAnL/U register.
<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>MPE</td>
<td>This bit enables or disables the operation of the processor protection function (initial value: 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Processor protection function disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- PSW.NPV bit is fixed to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The system register protection function is disabled and access to all the system registers is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- PSW.DMP and IMP bits are fixed to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The memory protection function is disabled and all memory accesses are enabled. The MIP and MDP exceptions does not occur.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Processor protection function enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updating the PSW.NPV bit is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The system register protection function is enabled and detects violation in accordance with the setting.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Updating the PSW.DMP and IMP bits is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The memory protection function is enabled and detects violation in accordance with setting. The MIP and MDP exceptions may occur.</td>
</tr>
</tbody>
</table>

**Remark** For details on the NPV, IMP, and DMP bits, refer to **2.2.1 PSW – Program Status Word**.

**Caution** When data access occurs outside the 64 MB area where addressing is not enabled, if the processor protection function is enabled (MPE = 1), all data access is detected as a memory protection violation that throws an MDP exception. However, it is not possible to detect memory protection violations (MIP exceptions) that occur due to execution of an instruction outside the 64 MB area where addressing is not enabled.
2.2.3 MPC – Specification of processor protection command

This register consists of bits that are used for special operation of the processor protection function.

Be sure to set bits 31 to 1 to “0”.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ALDS</td>
<td>When this bit is set (1), the protection operation bits of the entire memory protection area is immediately cleared (0). The target bits are as follows. PAnL.E bit (n = 0 to 3) When all these bits have been cleared (0), the ALDS bit is also cleared (0).</td>
</tr>
</tbody>
</table>

Caution Even when the bits cleared (0) by the function of the ALDS bit are set (1) by the LDSR instruction immediately after the LDSR instruction that has set the ALDS bit (1), the result in accordance with the execution sequence of the instruction can be obtained (the target bits are set (1)).

2.2.4 TID – Task identifier

This register is used to set an identifier of a task under execution. The TID register setting is not automatically changed. Be sure to set an appropriate value to the TID register by program when switching the task.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 0</td>
<td>TID</td>
<td>These bits set an identifier of a task under execution.</td>
</tr>
</tbody>
</table>

2.2.5 Other system registers

For details on the other system registers, refer to CHAPTER 5 SYSTEM REGISTER PROTECTION, CHAPTER 6 MEMORY PROTECTION, and CHAPTER 8 SPECIAL FUNCTION.
CHAPTER 3 OPERATION SETTING

To use the processor protection function, an operation related to overall processor protection must be first set. Switch the system register bank to the processor protection setting bank (group number: 10H, bank number: 01H) and set an appropriate value to the MPM register.

3.1 Starting Use of Processor Protection Function

To enable the processor protection function, first the MPM.MPE bit must be set (1). If the MPE bit is cleared (0), the PSW.NPV, DMP, and IMP bits are fixed to 0, and each function of the processor protection function does not operate. When the MPM.MPE bit is set (1), use of the processor protection function is started as follows.

- The PSW.NPV, DMP, and IMP bits can be updated.
  (The system register protection function and memory protection function can be used.)

3.2 Setting of Execution Level Auto Transition Function

A function to automatically change the execution level is enabled by setting the MPM.AUE bit (1). To operate a system with a program model that automatically changes the execution level, be sure to set the AUE bit before using the processor protection function.

For details, refer to CHAPTER 4 EXECUTION LEVEL.

3.3 Stopping Use of Processor Protection Function

To disable the processor protection function that has been once enabled, clear (0) the MPM.MPE bit. As a result, the PSW.NPV, DMP, and IMP bits are fixed to 0, and use of the processor protection function is stopped as follows.

- The PSW.NPV, DMP, and IMP bits are fixed to 0.
  (The system register protection function and memory protection function cannot be used.)
CHAPTER 4 EXECUTION LEVEL

The V850E2S CPU indicates the reliability status of the program currently under execution and a right of access to the resources of the program by controlling the following 3 bits of the PSW (Program Status Word). These bits are called protection bits, and specific combinations of these bits are called execution levels.

- **NPV bit:**
  Indicates whether the CPU trusts an access by the program under execution to the system registers.
- **DMP bit:**
  Indicates whether the CPU trusts data access by the program under execution.
- **IMP bit:**
  Indicates whether the CPU trusts an access by the program under execution to the program area.

4.1 Nature of Program

Programs under execution are classified into “trusted programs” and “non-trusted programs” according to their design quality. Generally, the “trusted programs” are programs that do not pose any threat to systems such as OS (and programs similar to it) and device derivers. The “non-trusted programs” have not yet been confirmed that they do not pose any threat to systems such as user programs under development and programs of third parties.

For each of the following three protected subjects; system registers, data area, and program area, PSW.NPV, DMP, and IMP bits are defined as information by which the hardware can distinguish between the operation of a trusted program and the operation of a non-trusted program. These bits have the following meaning for the related resources, and are set to an appropriate value by the OS (and programs similar to it) before execution of each program is started.

<table>
<thead>
<tr>
<th>Status of Protection Bit</th>
<th>Status Name</th>
<th>Program Quality</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>T state</td>
<td>Trusted (trusted program)</td>
</tr>
<tr>
<td>1</td>
<td>NT state</td>
<td>Not trusted (non-trusted program)</td>
</tr>
</tbody>
</table>
4.2 Protection Bits on PSW

Protection bits (NPV, DMP, and IMP bits) that indicate the reliability status of the program under execution on the resources subject to processor protection are placed on PSW. Bits 18, 17, and 16 of the PSW are defined as NPV, DMP, and IMP bits. Set these bits appropriately when using the processor protection function.

Caution  The PSW.NPV, DMP, and IMP bits are fixed to 0 when the MPM.MPE bit is 0. Because these bits are subject to system register protection, they cannot be written when the NPV bit is 1.

4.2.1 T state (trusted state)

Set 0 to the protection bits if the operation of the program under execution on the resource corresponding to each bit can be fully trusted and if the program does not perform an illegal operation. The state in which 0 is set to each of the protection bits is considered as a state in which operation on the resource corresponding to the bit is “trusted” and is called a T state.

Usually, when a program is in the T state, no violation is detected and the program performs a privileged operation.

4.2.2 NT state (non-trusted state)

Set 1 to each of the protection bits if an operation by the program under execution on the resource corresponding to the bit cannot be trusted and if the program may perform an illegal operation. A state in which each bit is set to 1 is considered as a state in which the operation on the resource corresponding to the bit “cannot be trusted” and is called an NT state.

If a program is in the NT state, violation is detected in accordance with setting and, in some cases, an exception occurs.

4.3 Definition of Execution Level

The V850E2S CPU assumes that some combinations of the statuses of the PSW.NPV, DMP, and IMP bits which are typically used are defined and used as execution levels. Use with any combinations other than these is possible but not recommended.

Table 4-1 shows the execution levels and examples of their use.

<table>
<thead>
<tr>
<th>Execution Level</th>
<th>NPV Bit (system register protection)</th>
<th>DMP Bit (memory protection data area)</th>
<th>IMP Bit (memory protection program area)</th>
<th>Example of Use of Execution Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Exception handler, OS kernel, etc.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Device driver, etc.</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Common library, etc.</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>User task</td>
</tr>
</tbody>
</table>
4.4 Transition of Execution Level

With the V850E2S CPU, the execution level is mainly changed in the following three ways.

- Execution of write instruction to system registers
- Occurrence of exception
- Execution of return instruction

While the MPM.MPE bit is cleared (0), the PSW.NPV, DMP, and IMP bits are fixed to 0 in any of the above cases, and the execution level does not change from 0.

**Caution** For the V850E2S CPU, executing the CALLT instruction does not cause a transition of the execution level. Common subroutines called as a result of executing this instruction operate with the same processor protection status as the caller.

4.4.1 Transition by execution of write instruction to system register

The PSW.NPV, DMP, and IMP bits can be rewritten by executing a write instruction (LDSR instruction) to a system register, so that the user can change the execution level to any level. The rewritten execution level becomes valid when the next instruction is executed.

**Caution** 1. When the PSW.NPV bit is set (1), the PSW.NPV, DMP, and IMP bits cannot be changed because the system registers are protected. Consequently, the execution level is not changed (refer to CHAPTER 5 SYSTEM REGISTER PROTECTION).
2. When the MPM.AUE bit is cleared (0), the PSW.NPV bit is fixed to 0 and cannot be changed.
3. If the setting of the PSW.IMP bit is changed by using the LDSR instruction, it may take several instructions to reflect the new setting. In this case, the new setting can be accurately reflected by performing a branch by executing the EIRET or FERET instruction.
4.4.2 Transition as result of occurrence of exception

The execution level auto transition function is enabled when the MPM.AUE bit is set (1). If an exception occurs in this status, the PSW.NPV, DMP, and IMP bits are automatically cleared (0) and the execution level changes to level 0.

Caution  If an exception that causes the execution level to change to the DB level or a memory protection exception (MDP or MIP) occurs, the PSW.NPV, DMP, and IMP bits are automatically cleared (0) regardless of the setting of the AUE bit.

4.4.3 Transition by execution of return instruction

When a return instruction (RETI, EI RET, FERET, or CTRET) to return execution from an exception or the CALLT instruction is executed, the value of the return PSW (EIPSW, FEPSW, or CTPSW) corresponding to the executed return instruction is copied to the PSW. If the MPM.MPE bit is set (1) at this time, the value of the bits corresponding to the NPV, DMP, and IMP bits of the register that stores the value of the return PSW is copied to the NPV, DMP, and IMP bits of the PSW. The value of the PSW.NPV, DMP, and IMP bits do not change if the MPE bit is cleared (0). The NPV bit is always fixed to 0.

If an exception occurs, the value of the PSW before the exception occurs is saved for each exception level. If the value of the register that stores the value of the return PSW is not changed while the exception is processed, the NPV, DMP, and IMP bits are restored to the status before occurrence of the exception when the exception return instruction is executed. When viewed from the program that is interrupted by the exception, therefore, the execution level does not change before and after the exception processing.

Cautions 1. The PSW.NPV, DMP, and IMP bits are updated by the return instruction even when the execution level auto transition function is disabled.
2. The execution level also changes when execution is returned by the CTRET instruction from a subroutine that has been called by the CALLT instruction. However, the value of the PSW when the CALLT instruction has been executed is saved to CTPSW, and CTPSW is protected by the system register protection function. Therefore, the state will not change to the T state even if the user illegally changes the bit corresponding to the protected bit of CTPSW.
4.5 Program Model

By using the execution level auto transition function, two program models each having a different execution level management policy can be selected. Select a program model suitable for your system.

- **Program model that automatically changes execution level**
  The execution level auto transition function is enabled and the execution level is changed if an exception occurs. This program model is suitable for being used by an OS (and programs similar to it) or a program that is hierarchically managed.

- **Program model that always operates at constant execution level**
  The execution level auto transition function is disabled and the execution level is not changed even when an exception is acknowledged. The execution level is changed only by a special instruction executed by the user program, so that processor protection can be easily applied to the existing software resources.
4.6 Task Identifier

The V850E2S CPU is equipped with a register that identifies to which group the program currently being executed belongs when two or more different program groups are executed. This group of programs is called a task. An identifier for each task is defined as a task identifier and set to the TID register.

The processor protection function uses this task identifier as one piece of violation information when an exception occurs.
CHAPTER 5 SYSTEM REGISTER PROTECTION

The V850E2S CPU can control accesses to specific system registers to protect the setting of the system from being illegally changed by a program that is not trusted (non-trusted program).

If a system register protection violation occurs, the violation information is saved in the system registers of the processor protection violation bank.
### 5.1 Register Set

Table 5-1 shows the system registers related to the system register protection function.

<table>
<thead>
<tr>
<th>Bank label</th>
<th>Group Processor Protection Function (10H)</th>
<th>Bank Processor protection violation (00H)</th>
<th>Processor protection setting (01H)</th>
<th>Software paging (10H)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register No.</td>
<td>Name</td>
<td>Function Name</td>
<td>Function Name</td>
<td>Function Name</td>
</tr>
<tr>
<td>0</td>
<td>VSECR</td>
<td>System register protection violation cause</td>
<td>MPM</td>
<td>Setting of processor protection operation mode</td>
</tr>
<tr>
<td>1</td>
<td>VSTD</td>
<td>System register protection violation task identifier</td>
<td>MPC</td>
<td>Specification of processor protection command</td>
</tr>
<tr>
<td>2</td>
<td>VSADR</td>
<td>System register protection violation address</td>
<td>TID</td>
<td>Task identifier</td>
</tr>
<tr>
<td>3</td>
<td>Reserved for function expansion</td>
<td>Reserved for function expansion</td>
<td>UMECR</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>VMECR</td>
<td>Memory protection violation cause</td>
<td>VMTID</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>VMTID</td>
<td>Memory protection violation task identifier</td>
<td>VMADR</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>VMADR</td>
<td>Memory protection violation address</td>
<td>PA0L</td>
<td>Protection area 0 lower-limit address</td>
</tr>
<tr>
<td>7</td>
<td>Reserved for function expansion</td>
<td>PA0U</td>
<td>Protection area 0 upper-limit address</td>
<td>PA0U</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>PA1L</td>
<td>Protection area 1 lower-limit address</td>
<td>PA1L</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>PA1U</td>
<td>Protection area 1 upper-limit address</td>
<td>PA1U</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>PA2L</td>
<td>Protection area 2 lower-limit address</td>
<td>PA2L</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>PA2U</td>
<td>Protection area 2 upper-limit address</td>
<td>PA2U</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>PA3L</td>
<td>Protection area 3 lower-limit address</td>
<td>PA3L</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>PA3U</td>
<td>Protection area 3 upper-limit address</td>
<td>PA3U</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>Reserved for function expansion</td>
<td>Reserved for function expansion</td>
<td></td>
</tr>
</tbody>
</table>
5.1.1 VSECR – System register protection violation cause

This register indicates the number of times violation has been detected by the system register protection function. Be sure to set 0 to bits 31 to 8.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 to 0</td>
<td>VSEC</td>
<td>These bits save the number of times the system register protection violation has been detected. When the value of the VSEC bit has reached 255, it is not incremented any longer and remains as 255. When violation processing has been performed, clear the VSECR register by program.</td>
</tr>
</tbody>
</table>

5.1.2 VSTID – System register protection violation task identifier

This register saves the contents of the task identifier (TID) when the first instruction that is detected by the system register protection function as violation is executed.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 0</td>
<td>VSTID</td>
<td>These bits store the value of the TID register (in the processor protection setting bank) if system register protection violation is detected while the VSEC bit of the VSECR register is 0. The VSTID register saves the identifier of the task that first violates system register protection after violation processing.</td>
</tr>
</tbody>
</table>
5.1.3 VSADR – System register protection violation address

This register saves the PC of the first instruction that is detected as violation by the system register protection function. Bit 0 is fixed to 0.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 0</td>
<td>VSADR</td>
<td>These bits store the PC of the instruction if system register protection violation is detected while the VSEC bit of the VSECR register is 0. The VSADR register saves the PC of the instruction that first violates system register protection after violation processing.</td>
</tr>
</tbody>
</table>

Caution Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of the VSADR register is automatically set to bits 31 to 26.
5.2 Access Control

A write access to the system register is controlled by the PSW.NPV bit\textsuperscript{Note}.

When the PSW.NPV bit is cleared (0) (T state), all the system registers that can be specified by the LDSR instruction can be written. On the other hand, when the NPV bit is set (1) (NT state), a write access by the LDSR instruction to specific system registers that are protected and to specific bits of such registers is blocked, and the written value is not reflected on the registers.

By controlling write accesses in this way, the setting of the system registers can be protected from being changed by a program that is not trusted (non-trusted program).

\textbf{Note} Only the write access by the LDSR instruction is controlled. The EI, DI, and return instructions (EIRET, FERET, and RETI) and operations to update the other system registers are not subject to access control.

\begin{cascading_table}
\begin{tabular}{|l|}
\hline
\textbf{Cautions} 1. When the execution level auto transition function is disabled (AUE = 0), the NPV bit is fixed to 0. As a result, write operations are not blocked by the system register protection function. \\
2. Note that the PSW.NPV bit itself is also subject to system register protection. If the PSW.NPV bit has been once set (1), it cannot be cleared (0) unless an exception occurs. \\
\hline
\end{tabular}
\end{cascading_table}

5.3 Registers to Be Protected

Refer to the item of system register protection on the list of the system register of below.

- Main banks
  - PART2 Table 2-2. System Register List (Main Banks)
- Exception handler switching function 0, 1
  - PART2 Table 2-3. System Register Bank
- User 0 bank
  - PART2 Table 2-4. System Register List (User 0 Bank)
- Processor Protection setting bank
  - PART3 Table 2-2. Processor Protection Setting Registers
- Processor Protection violation bank
  - PART3 Table 2-3. Processor Protection Violation Registers
- Software Paging bank
  - PART3 Table 2-4. Software Paging Registers

\textbf{Caution} All system register numbers for which no function is defined are subject to system register protection.
5.4 Detection of Violation

If the program under execution is not trusted (non-trusted program), set the PSW.NPV bit (1) so that the CPU operates in the NT state. If a write access is made by the LDSR instruction to a system register protected by the system register protection function while the CPU operates in the NT state, system register protection violation is immediately detected. The following operations are performed when the system register protection violation has been detected.

- The write access operation by the LDSR instruction is blocked (the written value is not reflected on the register value).
- If the value of the VSECR register is 0, the following operations are performed.
  - The value of the TID register when the LDSR instruction is executed is stored in the VSTID register.
  - The PC of the LDSR instruction is stored in the VSADR register.
- The value of the VSECR register is incremented by 1.

Caution The PSW register has bits that are protected and bits that are not protected. Therefore, it does not detect violation even if an illegal write access is made to it. However, the write access to the protected bits is blocked and the written value is not reflected on the value of these bits.

5.5 Operation Method

Check the status of detection of system register violation by using the VSECR, VSTID, and VSADR registers and take an appropriate action each time the task has been changed by the OS (and programs similar to it) or at a specific interval. If system register violation has been detected more than once, the chances are the system registers have been illegally accessed between the previous check and the latest check.

In addition, be sure to clear the VSECR register before returning to the normal processing.
The V850E2S CPU can control accesses to the following two areas on the address space; the program area that is referenced when an instruction is executed (instruction access) and the data area that is referenced when an instruction that accesses the memory is executed (data access), to protect the system from illegal accesses by a program that is not trusted (non-trusted program).

For memory protection for the V850E2S CPU, memory protection areas are specified using a maximum and minimum address. Areas that have a granularity of 16 bytes can be specified. Therefore, suitable protection can be set up by using only a few areas. The specified addresses are retained in 32-bit system registers, and protection setting is enabled for 64 MB of address space.
### 6.1 Register Set

Table 6-1 lists the system registers related to the memory protection function.

<table>
<thead>
<tr>
<th>Group</th>
<th>Bank label</th>
<th>MPV, PROT00</th>
<th>MPU, PROT01</th>
<th>PROT10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor Protection Function (10H)</td>
<td>Processor protection violation (00H)</td>
<td>Processor protection setting (01H)</td>
<td>Software paging (10H)</td>
<td></td>
</tr>
</tbody>
</table>

#### Table 6-1. System Register Bank

<table>
<thead>
<tr>
<th>Register No.</th>
<th>Name</th>
<th>Function</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>VSECR</td>
<td>System register protection violation cause</td>
<td>MPM</td>
<td>Setting of processor protection operation mode</td>
</tr>
<tr>
<td>1</td>
<td>VSTID</td>
<td>System register protection violation task identifier</td>
<td>MPC</td>
<td>Specifying processor protection command</td>
</tr>
<tr>
<td>2</td>
<td>VSADR</td>
<td>System register protection violation address</td>
<td>TID</td>
<td>Task identifier</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>Reserved for function expansion</td>
<td></td>
<td>VMADR</td>
</tr>
<tr>
<td>4</td>
<td>VMECR</td>
<td>Memory protection violation cause</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>VMTID</td>
<td>Memory protection violation task identifier</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>VMADR</td>
<td>Memory protection violation address</td>
<td>PA0L</td>
<td>Protection area 0 lower-limit address</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>Reserved for function expansion</td>
<td></td>
<td>PA0U</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>PA1L</td>
<td>Protection area 1 lower-limit address</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>PA1U</td>
<td>Protection area 1 upper-limit address</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>PA2L</td>
<td>Protection area 2 lower-limit address</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>PA2U</td>
<td>Protection area 2 upper-limit address</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>PA3L</td>
<td>Protection area 3 lower-limit address</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td>PA3U</td>
<td>Protection area 3 upper-limit address</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td>Reserved for function expansion</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
6.1.1 PAnL – Protection area n lower-limit address (n = 0 to 3)

This register is used to set the lower-limit address and operation of the protection area.

Be sure to set bits 3 and 2 to “0”.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 4</td>
<td>AL31 to AL4</td>
<td>These bits set the lower-limit address of the protection area. Because bits 3 to 0 of the PAnL register are used for the other setting of the protection area, bits 3 to 0 (AL3 to 0) of the lower-limit address are implicitly 0. Specify the 64 MB space from 00000000H to 01FFFFFFH and from FE000000H to FFFFFFFFH. Write to AL31 to AL26 is ignored, and the value of AL25 is used for extension to AL31.</td>
</tr>
<tr>
<td>1</td>
<td>S</td>
<td>This bit enables or disables data access to the protection area in the sp (r3) register indirect access mode. When the S bit is cleared (0), accessing data placed in the protection area of the data area in the sp (r3) register indirect access mode is prohibited. If an instruction that accesses the access-prohibited protection area is executed, data protection violation is detected, and MDP exception is immediately acknowledged. 0: Enables data access to protection area in sp (r3) register indirect access mode. 1: Enables data access to protection area in sp (r3) register indirect access mode.</td>
</tr>
<tr>
<td>0</td>
<td>E</td>
<td>This bit enables or disable the setting of the protection area. When the E bit is cleared (0), the contents of all the other setting bits are invalid, and no protection area is set. 0: Invalid (Protection area n is not used.) 1: Valid (Protection area n is used.)</td>
</tr>
</tbody>
</table>

Remark \( n = 0 \) to 3
### 6.1.2 PAnU – Protection area n upper-limit address (n = 0 to 3)

This register is used to set the upper-limit address of the instruction/constant protection area.

Be sure to set bits 3 to "0".

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 31 to 4      | AU31 to AU4 | These bits set the upper-limit address of the protection area.  
|              |           | Because bits 3 to 0 of the PAnU register are used for the other setting of the protection area, bits 3 to 0 (AU3 to 0) of the upper-limit address are implicitly 1.  
|              |           | Specify the 64 MB space from 00000000H to 01FFFFFFH and from FE000000H to FFFFFFFFH. |
| 2            | W        | This bit enables or disables a write access to the protection area.  
|              |           | When the W bit is cleared (0), a write access to the data placed in the protection area of the data area is prohibited.  
|              |           | If an instruction that writes data to the access-prohibited protection area is executed, data protection violation is detected and the MDP exception is immediately acknowledged.  
|              |           | 0: Disables write access to the protection area.  
|              |           | 1: Enables write access to the protection area. |
| 1            | R        | This bit enables or disables a read access to the protection area.  
|              |           | When the R bit is cleared (0), a read access to the data placed in the protection area of the data area is prohibited.  
|              |           | If an instruction that reads the access-prohibited protection area is executed, data protection violation is detected and the MDP exception is immediately acknowledged.  
|              |           | 0: Disables read access to the protection area.  
|              |           | 1: Enables read access to the protection area. |
| 0            | X        | This bit enables or disables instruction execution for the protection area.  
|              |           | When the X bit is cleared (0), execution of the program placed in the protection area of the program area is prohibited.  
|              |           | If an instruction is executed for the protection area, instruction protection violation is detected and the MIP exception is immediately acknowledged.  
|              |           | 0: Disables instruction execution for the protection area.  
|              |           | 1: Enables instruction execution for the protection area. |

**Remark**  
\( n = 0 \) to 3
### 6.1.3 VMECR – Memory protection violation cause

The VMECR register indicates a protection violation cause in case the MIP or MDP exception occurs.

Be sure to set bits 31 to 7 to “0”.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>VMMS</td>
<td>This bit indicates whether a data protection exception occurs. It is set (1) if a data protection exception occurs during misaligned access by the LD, ST, SLD, or SST instruction. Otherwise, this bit is cleared (0).</td>
</tr>
<tr>
<td>5</td>
<td>VMRMW</td>
<td>This bit indicates whether a data protection exception occurs. It is set (1) if a data protection exception occurs during access by the SET1, CLR1, NOT1, or CAXI instruction. Otherwise, this bit is cleared (0).</td>
</tr>
<tr>
<td>4</td>
<td>VMS</td>
<td>This bit is set if an MDP exception occurs due to sp indirect access violation. Otherwise, it is cleared (0). If this bit is set (1), the VMX bit is always cleared (0). This bit may be set (1) together with the VMR and VMW bits.</td>
</tr>
<tr>
<td>3</td>
<td>VMW</td>
<td>This bit is set (1) if an MDP exception occurs due to write access violation. Otherwise, it is cleared (0). If this bit is set (1), the VMX and VMR bits are always cleared (0). This bit may be set (1) together with the VMR bit.</td>
</tr>
<tr>
<td>2</td>
<td>VMR</td>
<td>This bit is set (1) if an MDP exception occurs due to read access violation. Otherwise, it is cleared (0). If this bit is set (1), the VMX and VMW bits are always cleared (0). This bit may be set (1) together with the VMW bit.</td>
</tr>
<tr>
<td>1</td>
<td>VMX</td>
<td>This bit is set if an MIP exception occurs due to instruction execution violation. Otherwise, it is cleared (0). If this bit is set (1), the VMR, VMW, and VMS bits are always cleared (0).</td>
</tr>
</tbody>
</table>

Remark: For the status of each bit in case of an exception, refer to [7.3 Identifying Violation Cause](#).
6.1.4 VMTID – Memory protection violation task identifier
The VMTID register stores the identifier of a task in case of the MIP or MDP exception.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 0</td>
<td>VMTID</td>
<td>These bits store the contents of the identifier of the task (value of the TID register) when an instruction that causes either execution protection violation or data protection violation is executed.</td>
</tr>
</tbody>
</table>

Caution The PC value of the instruction that has detected execution protection violation may not match the address of the instruction that has actually violated execution protection if the former instruction is placed, extending from one address to another.

6.1.5 VMADR – Memory protection violation address
The VMADR register stores the address when the MIP or MDP exception has occurred.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>Bit Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 to 0</td>
<td>VMADR</td>
<td>These bits store the PC of the instruction that violates execution protection if execution protection violation is detected, or the address of a data access if data protection violation is detected.</td>
</tr>
</tbody>
</table>
6.2 Access Control

The PSW.IMP bit controls accesses to the program area that is referenced when an instruction is executed. If the IMP bit is cleared (0) (T state), instruction execution in the entire program area is enabled, and an instruction at any position can be freely executed. On the other hand, if the IMP bit is set (1) (NT state), an execution of instruction to the entire program area is prohibited in general, and only instructions to a range enabled as a protection area where instruction execution is enabled.

The PSW.DMP bit controls accesses to the data area that is referenced when an instruction that accesses the memory is executed. If the DMP bit is cleared (0) (T state), memory access in the entire data area is enabled, and data at any position can be freely read and written. On the other hand, if the DMP bit is set (1) (NT state), memory access to the entire data area is disabled in general, and only the data in a range enabled as a protection area can be manipulated. In addition, access control that considers writing, reading and stack manipulation is performed.

By these access control features, illegal instruction execution or data access by a program not trusted (non-trusted program) can be prevented.
6.3 Setting Protection Area

In principle, the program area or data area is prohibited from being accessed. To use memory protection, a protection area where access is enabled is specified in these areas for each program not trusted (non-trusted program). The protection area can be enabled or disabled depending on the type of the access (execution, read, or write).

The V850E2S CPU uses the following register as a pair to set a protection area.

- PAnL/PAnU \((n = 0 \text{ to } 3)\)

Each protection area is set by two combinations of registers: an upper-limit register and a lower-limit register. The registers defined for the V850E2S CPU allow the placement of up to 4 protection areas. The settings that can be specified for each area are shown in Table 6-2 below. Note that, depending on the register, the values of some bits are fixed.

Table 6-2. Setting Protection Area

<table>
<thead>
<tr>
<th>Register</th>
<th>PA0U</th>
<th>PA0L</th>
<th>PA1U</th>
<th>PA1L</th>
<th>PA2U</th>
<th>PA2L</th>
<th>PA3U</th>
<th>PA3L</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field function</td>
<td>AU</td>
<td>W</td>
<td>R</td>
<td>X</td>
<td>AL</td>
<td>S</td>
<td>E</td>
<td>AL</td>
</tr>
<tr>
<td>Field name</td>
<td>Instruction protection area setting</td>
<td>Upper-limit address (mask value)</td>
<td>(RFU)</td>
<td>Write enable</td>
<td>Read enable</td>
<td>Execution enable</td>
<td>Lower-limit address (base address)</td>
<td>(RFU)</td>
</tr>
<tr>
<td>PA0UL</td>
<td>0</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
<td>Lower-limit address</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
</tr>
<tr>
<td>PA1UL</td>
<td>0</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
<td>Lower-limit address</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
</tr>
<tr>
<td>PA2UL</td>
<td>0</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
<td>Lower-limit address</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
</tr>
<tr>
<td>PA3UL</td>
<td>0</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
<td>Lower-limit address</td>
<td>0</td>
<td>(0)</td>
<td>(0)</td>
</tr>
</tbody>
</table>

Remark

0: Be sure to set this bit to 0.
1: Be sure to set this bit to 1.
(0): This bit may be set by the user. The value in parentheses indicates the initial value.

The default value of each register is as follows.

<table>
<thead>
<tr>
<th>Register</th>
<th>Initial Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>PA0L to PA3L</td>
<td>0000 0000H</td>
</tr>
<tr>
<td>PA0U to PA3U</td>
<td>0000 0000H</td>
</tr>
</tbody>
</table>

The function of each bit is described below.

6.3.1 Valid bit (E bit)

This bit indicates whether setting of a protection area is enabled or disabled.

When the E bit is cleared (0), all the contents of the other setting bits are invalid, and a protection area is not set.

6.3.2 Execution enable bit (X bit)

This bit enables or disables instruction execution for the protection area.

When the X bit is cleared (0), execution of a program placed in the protection area of the program area is disabled.

If an instruction for the protection area is executed, an instruction protection violation is detected and the MIP exception is immediately acknowledged.
6.3.3 Read enable bit (R bit)

This bit enables or disables a read access to the protection area.

When the R bit is cleared (0), a read access to data placed in the protection area of the data area is prohibited.

If an instruction that reads the access-prohibited protection area is executed, data protection violation is detected and the MPD exception is immediately acknowledged.

6.3.4 Write enable bit (W bit)

This bit enables or disables a write access to the protection area.

When the W bit is cleared (0), a write access to data placed in the protection area of the data area is prohibited.

If an instruction that writes data to the protection area is executed, data protection violation is detected and the MPD exception is immediately acknowledged.

6.3.5 sp indirect access enable bit (S bit)

This bit enables or disables a data access in the sp (r3) register indirect access mode to the protection area.

When the S bit is cleared (0), a data access in the sp (r3) register indirect access mode to data placed in the protection area of the data space is prohibited.

If an instruction that accesses the protection area for data in the sp (r3) register indirect access mode is executed, data protection violation is detected and the MPD exception is immediately acknowledged.

6.3.6 Protection area lower-limit address (AL31 to AL0 bits)

The lower-limit address of the protection area is indicated.

Because the bits 3 to 0 of the PAnL registers are used for the other setting of the protection area, the bits 3 to 0 (AL3 to AL0) of the lower-limit address are implicitly 0 (n = 0 to 3).

6.3.7 Protection area upper-limit address (AU31 to AU0 bits)

The upper-limit address of the protection area is indicated.

Because the bits 3 to 0 of the PAnU registers are used for the other setting of the protection area, the bits 3 to 0 (AU3 to AU0) of the upper-limit address are implicitly 1 (n = 0 to 3).
6.4 Notes on Setting Protection Area

6.4.1 Crossing of protection area boundaries

If the range of a protection area is set in duplicate, setting access control of the crossing part takes precedence.

(1) When used as instruction protection area

If two or more protection area are set at certain addresses and if execution is enabled in one of the protection areas, enabling execution is assumed. If read is enabled in one of the areas, enabling read is assumed.

(2) When used as data protection area

If two or more protection areas are set at certain addresses and if read is enabled in one of the protection areas, enabling read is assumed.

The same applies to enabling write and sp indirect access.

6.4.2 Invalid protection area setting

Setting of a protection area is invalid in the following case.

- If a value greater than the upper-limit address is set to the lower-limit address
6.5 Special Memory Access Instructions

The V850E2S CPU has instructions that access the memory more than once while one of the instructions is executed. For these instructions, the memory protection function performs a special operation. Instructions subject to special protection operations are described below.

- Load and store instructions that execute misaligned access (LD, ST, SLD, and SST)
- Some bit manipulation instructions (SET1, NOT1, and CLR1) and CAXI instruction
- Stack frame manipulation instructions (PREPARE and DISPOSE)
- SYSCALL instruction

6.5.1 Load and store instructions executing misaligned access

With the V850E2S CPU, data can be allocated at all addresses regardless of the data format (byte, halfword, or word). A misaligned access indicates an access to an address other than a halfword boundary (the least significant bit of the address is 0) when the data to be processed is in the halfword format, and an access to an address other than the word boundary when the data to be processed is in a word format.

When a misaligned access is made, access is enabled if all the addresses to be accessed are in one protection area, and if read is enabled when the load instruction is executed or if write is enabled when the store instruction is executed.

**Caution** Even if two protection areas are defined at consecutive addresses without overlapping each other, a misaligned access extending between the two protection areas is judged as protection violation.

6.5.2 Some bit manipulation instructions and CAXI instruction

Some bit manipulation instructions (SET1, NOT1, and CLR1) and CAXI instruction detect data protection violation if the address to be accessed is enabled from being read but not from being written.

6.5.3 Stack frame manipulation instructions

The stack frame manipulation instructions (PREPARE and DISPOSE) generates as many memory accesses as the number of registers specified. The memory protection function detects violation of each of these memory accesses and, as soon as it has detected violation, it aborts execution of the stack frame manipulation instruction at occurrence of a data protection exception. However, memory accesses preceding the memory access from which violation has been detected are executed. The DISPOSE instruction writes a general-purpose register corresponding to the executed memory access. If the access has been aborted, sp is not updated.

The stack frame manipulation instruction that has been aborted is executed from the beginning again when execution returns from the exception. Consequently, the same memory access as that which was executed once before execution was aborted is executed again.

6.5.4 SYSCALL instruction

The SYSCALL instruction is used to call a service supplied by a management program such as an OS (and programs similar to it). The service is a trusted program and the address table to branch to the service is also trusted. Therefore, memory protection is not applied to the memory access by the SYSCALL instruction even if the PSW.DMP bit is set (1).

Consequently, the MDP exception is never detected while the SYSCALL instruction is executed.
6.6 Protection Violation and Exception

If an instruction is executed on or a data access is made to an address that is not enabled, instruction protection violation or data protection violation is detected. If violation is detected, the following operations are performed.

For details of the MIP and MDP exceptions, refer to CHAPTER 7 PROCESSOR PROTECTION EXCEPTION.

(1) If instruction protection violation is detected

- Execution of the instruction placed at the address where instruction protection violation has been detected does not start.
- An access to the address where instruction protection violation has been detected does not make any request to the outside of the CPU.
- The MIP exception occurs and exception processing starts immediately.

(2) If data protection violation is detected

- Execution of the instruction that accesses the address where data protection violation has been detected is aborted.
- An access to the address where data protection violation has been detected does not make any request to the outside of the CPU.
- The MDP exception occurs and exception processing starts immediately.
CHAPTER 7 PROCESSOR PROTECTION EXCEPTION

This chapter describes different types of processor protection violations and exceptions. For details about processing for each exception, see CHAPTER 6 EXCEPTIONS, which is in PART 2.

7.1 Types of Violations

The V850E2S CPU detects violation in accordance with the setting of each protection function and, as necessary, generates an exception defined by each protection function. This section explains in detail the relationship between violations and exceptions.

The following three types of violations are detected in accordance with the setting defined by the processor protection function.

- System register protection violation
- Execution protection violation
- Data protection violation

7.1.1 System register protection violation

This violation is detected if a system register is illegally accessed. No exception occurs even when this violation is detected. For the processing to be performed if this violation is detected, refer to 5.5 Operation Method.

7.1.2 Execution protection violation

This violation may be detected when an instruction is executed. The execution protection violation is detected if an attempt is made to execute an instruction allocated in an area of the program area where execution is not enabled.

If the execution protection violation is detected, the MIP exception is always generated.

7.1.3 Data protection violation

This violation may be detected when an instruction accesses data. It is detected if a memory access instruction reads or writes data from or to an area of the data area that is not enabled to be accessed.

If the data protection violation is detected, the MDP exception always occurs.
7.2 Types of Exceptions

The V850E2S CPU generates four types of exceptions defined by the processor protection function. If an exception occurs, execution branches to the exception handler (00000030H) and violation information defined for each source is stored in a register.

7.2.1 MIP exception

This exception occurs when an execution protection violation has been detected. This exception is a precise exception that occurs if execution of an instruction allocated at an address that is not permitted to be accessed is attempted. It can also be resumed and restored because the original processing can be correctly continued from the instruction that has generated this exception.

7.2.2 MDP exception

This exception occurs if a data protection violation is detected. This exception is a precise exception that occurs if data allocated at an address not permitted to be accessed is read or written. It can also be resumed and restored because the original processing can be correctly continued from the instruction that has caused this exception.
7.3 Identifying Violation Cause

If protection violation is detected, an exception cause that indicates which exception, MIP or MDP, has caused a branch to the exception handler is stored in the system register FEIC of the CPU bank. Because the exception handler address is shared with the other exceptions, branching processing by the exception cause is necessary. As shown in Table 7-1, auxiliary information indicating the cause of each exception is stored in a specific system register of the MPV bank.

Table 7-1. Identifying Violation Cause

<table>
<thead>
<tr>
<th>FEIC</th>
<th>Exception Type</th>
<th>Violation</th>
<th>Violation Information Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000430H</td>
<td>MIP exception</td>
<td>Execution protection violation</td>
<td>VMECR, VMADR, VMTID</td>
</tr>
<tr>
<td>00000431H</td>
<td>MDP exception</td>
<td>Data protection violation</td>
<td>VMECR, VMADR, VMTID</td>
</tr>
</tbody>
</table>

7.3.1 MIP exception

00000430H is stored in the FEIC register. The contents of the TID register when this exception occurs are stored in the VMTID register, and the PC of the instruction that has caused the exception is stored in the VMADR register. The VMX bit of the VMECR register is set (1), and the other bits are cleared (0).

Because the MIP and MDP exceptions never occur at the same time, the MIP exception share the violation information registers (VMECR, VMTID, and VMADR registers) with the MDP exception.

Table 7-2. VMECR Set Value When MIP Exception Occurs

<table>
<thead>
<tr>
<th>Register</th>
<th>VMECR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit number</td>
<td>6  5  4  3  2  1  0</td>
</tr>
<tr>
<td>Bit name</td>
<td>VMMS VMRMW VMS VMW VMR VMX -</td>
</tr>
<tr>
<td>All instructions</td>
<td>0  0  0  0  0  1  0</td>
</tr>
</tbody>
</table>

7.3.2 MDP exception

00000431H is stored in the FEIC register. The contents of the TID register when this exception occurs are stored in the VMTID register, and the address of a memory access that has caused the exception is stored in the VMADR register.

In accordance with the contents of the violation detected, the VMR, VMW, and VMS bits of the VMECR register are set (1) and the VMX bit is cleared (0).

Because the MIP and MDP exceptions never occur at the same time, the MDP exception shares the violation information registers (VMECR, VMTID, and VMADR registers) with the MIP exception.
### Table 7-3. VMECR Set Value When MDP Exception Occurs

<table>
<thead>
<tr>
<th>Register</th>
<th>VMMS</th>
<th>VMRMW</th>
<th>VMS</th>
<th>VMW</th>
<th>VMR</th>
<th>VMX</th>
<th>–</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit number</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Bit name</td>
<td>VMMS</td>
<td>VMRMW</td>
<td>VMS</td>
<td>VMW</td>
<td>VMR</td>
<td>VMX</td>
<td>–</td>
</tr>
<tr>
<td>Read instruction (aligned) Note 1</td>
<td>0</td>
<td>0</td>
<td>0/1 Note 5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Write instruction (aligned) Note 2</td>
<td>0</td>
<td>0</td>
<td>0/1 Note 5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Read instruction (misaligned) Note 3</td>
<td>1</td>
<td>0</td>
<td>0/1 Note 5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Write instruction (misaligned) Note 4</td>
<td>1</td>
<td>0</td>
<td>0/1 Note 5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>CAXI/SET1/NOR1/CLR1 instruction Note 4</td>
<td>0</td>
<td>1</td>
<td>0/1 Note 5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PREPARE instruction</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>DISPOSE instruction</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Notes**

1. LD/SLD/CALLT/SWITCH/TST1 instruction
2. ST/SST instruction
3. LD/SLD instruction
4. When an instruction that performs a read-modify-write operation is executed, violation occurs only during the read operation because enabling the write operation is checked in the read cycle.
5. 1 if sp indirect access is executed in accordance with the operand specification of an instruction; otherwise, 0.
CHAPTER 8 SPECIFAL FUNCTION

This chapter explains the special function related to the processor protection function.

8.1 Clearing Memory Protection Setting All at Once

By setting (1) the MPC.ALDS bit, the following memory protection setting bits are cleared (0) all at once in the cycle next to the one in which the MPC.ALDS bit is set.

- PANL.E bit (n = 0 to 3)
## APPENDIX A LIST OF INSTRUCTIONS

### A.1 Basic Instructions

Table A-1 shows an alphabetized list of basic instruction functions.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>CY</th>
<th>OV</th>
<th>S</th>
<th>Z</th>
<th>SAT</th>
<th>Function of Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>reg1, reg2</td>
<td>I 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Add</td>
</tr>
<tr>
<td>ADD</td>
<td>imm5, reg2</td>
<td>II 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Add</td>
</tr>
<tr>
<td>ADDI</td>
<td>imm16, reg1, reg2</td>
<td>VI 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Add</td>
</tr>
<tr>
<td>ADF</td>
<td>cccc, reg1, reg2, reg3</td>
<td>XI 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Conditional add</td>
</tr>
<tr>
<td>AND</td>
<td>reg1, reg2</td>
<td>I – 0 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AND</td>
</tr>
<tr>
<td>ANDI</td>
<td>imm16, reg1, reg2</td>
<td>VI – 0 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AND</td>
</tr>
<tr>
<td>Bcond</td>
<td>disp9</td>
<td>III – – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Conditional branch</td>
</tr>
<tr>
<td>BSH</td>
<td>reg2, reg3</td>
<td>XII 0/1 0 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Byte swap of halfword data</td>
</tr>
<tr>
<td>BSW</td>
<td>reg2, reg3</td>
<td>XII 0/1 0 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Byte swap of word data</td>
</tr>
<tr>
<td>CALLT</td>
<td>imm6</td>
<td>II – – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Subroutine call with table look up</td>
</tr>
<tr>
<td>CAXI</td>
<td>[reg1], reg2, reg3</td>
<td>IX 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Comparison and swap</td>
</tr>
<tr>
<td>CLR1</td>
<td>bit#3, disp16 [reg1]</td>
<td>VIII – – – 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit clear</td>
</tr>
<tr>
<td>CLR1</td>
<td>reg2, [reg1]</td>
<td>IX – – – 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit clear</td>
</tr>
<tr>
<td>CMOV</td>
<td>cccc, reg1, reg2, reg3</td>
<td>XI – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Conditional transfer</td>
</tr>
<tr>
<td>CMOV</td>
<td>cccc, imm5, reg2, reg3</td>
<td>XII – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Conditional transfer</td>
</tr>
<tr>
<td>CMP</td>
<td>reg1, reg2</td>
<td>I 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Comparison</td>
</tr>
<tr>
<td>CMP</td>
<td>imm5, reg2</td>
<td>II 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Comparison</td>
</tr>
<tr>
<td>CTRET</td>
<td>(None)</td>
<td>X 0/1 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Return from subroutine call</td>
</tr>
<tr>
<td>DI</td>
<td>(None)</td>
<td>X – – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Disable EI level maskable exception</td>
</tr>
<tr>
<td>DISPOSE</td>
<td>imm5, list12</td>
<td>XIII – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Stack frame deletion</td>
</tr>
<tr>
<td>DISPOSE</td>
<td>imm5, list12, [reg1]</td>
<td>XIII – – – –</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Stack frame deletion</td>
</tr>
<tr>
<td>DIV</td>
<td>reg1, reg2, reg3</td>
<td>XI – 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (signed) word data</td>
</tr>
<tr>
<td>DIVH</td>
<td>reg1, reg2</td>
<td>I – 0/1 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (signed) halfword data</td>
</tr>
<tr>
<td>DIVH</td>
<td>reg1, reg2, reg3</td>
<td>XI – 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (signed) halfword data</td>
</tr>
<tr>
<td>DIVHU</td>
<td>reg1, reg2, reg3</td>
<td>XI – 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (unsigned) halfword data</td>
</tr>
<tr>
<td>DIVQ</td>
<td>reg1, reg2, reg3</td>
<td>XI – 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (signed) word data (variable steps)</td>
</tr>
<tr>
<td>DIVQU</td>
<td>reg1, reg2, reg3</td>
<td>XI – 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (unsigned) word data (variable steps)</td>
</tr>
<tr>
<td>DIVU</td>
<td>reg1, reg2, reg3</td>
<td>XI – 0/1 0/1 0/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Division of (unsigned) word data</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operand</td>
<td>Format</td>
<td>Flag</td>
<td>Function of Instruction</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>----------</td>
<td>---------------</td>
<td>--------</td>
<td>-------</td>
<td>-------------------------------------------------------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EI</td>
<td>(None)</td>
<td>X</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EIRET</td>
<td>(None)</td>
<td>X</td>
<td>0/1</td>
<td>0/1 0/1 0/1 0/1 0/1 Return from EI level exception</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FERET</td>
<td>(None)</td>
<td>X</td>
<td>0/1</td>
<td>0/1 0/1 0/1 0/1 0/1 Return from FE level exception</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FETRAP</td>
<td>vector</td>
<td>I</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HALT</td>
<td>(None)</td>
<td>X</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HSH</td>
<td>reg2, reg3</td>
<td>XII</td>
<td>0/1</td>
<td>0/1 0/1 0/1 0/1 0/1 Halfword swap of halfword data</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HSW</td>
<td>reg2, reg3</td>
<td>XII</td>
<td>0/1</td>
<td>0/1 0/1 0/1 0/1 0/1 Halfword swap of word data</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JARL</td>
<td>disp22, reg2</td>
<td>V</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JARL</td>
<td>disp32, reg2</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>[reg1]</td>
<td>I</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>disp32 [reg1]</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JR</td>
<td>disp22</td>
<td>V</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JR</td>
<td>disp32</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.B</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>–</td>
<td>–</td>
<td>Load of (signed) byte data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.BU</td>
<td>disp16 [reg1], reg3</td>
<td>XIV</td>
<td>–</td>
<td>–</td>
<td>Load of (unsigned) byte data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.BU</td>
<td>disp23 [reg1], reg3</td>
<td>XIV</td>
<td>–</td>
<td>–</td>
<td>Load of (unsigned) byte data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.H</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>–</td>
<td>–</td>
<td>Load of (signed) halfword data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.H</td>
<td>disp23 [reg1], reg3</td>
<td>XIV</td>
<td>–</td>
<td>–</td>
<td>Load of (signed) halfword data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.H</td>
<td>disp16 [reg1], reg3</td>
<td>XIV</td>
<td>–</td>
<td>–</td>
<td>Load of (signed) halfword data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.HU</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>–</td>
<td>–</td>
<td>Load of (unsigned) halfword data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.HU</td>
<td>disp23 [reg1], reg3</td>
<td>XIV</td>
<td>–</td>
<td>–</td>
<td>Load of (unsigned) halfword data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.W</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>–</td>
<td>–</td>
<td>Load of word data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.W</td>
<td>disp23 [reg1], reg3</td>
<td>XIV</td>
<td>–</td>
<td>–</td>
<td>Load of word data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDSR</td>
<td>reg2, regD</td>
<td>IX</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAC</td>
<td>reg1, reg2, reg3, reg4</td>
<td>XI</td>
<td>–</td>
<td>–</td>
<td>Multiply-accumulate for (signed) word data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MACU</td>
<td>reg1, reg2, reg3, reg4</td>
<td>XI</td>
<td>–</td>
<td>–</td>
<td>Multiply-accumulate for (unsigned) word data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>reg1, reg2</td>
<td>I</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>imm5, reg2</td>
<td>XI</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>imm32, reg1</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOVEA</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td>Effective address transfer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOVHI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td>Higher halfword transfer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MUL</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>–</td>
<td>–</td>
<td>Multiplication of (signed) word data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MUL</td>
<td>imm9, reg2, reg3</td>
<td>XII</td>
<td>–</td>
<td>–</td>
<td>Multiplication of (signed) word data</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULH</td>
<td>reg1, reg2</td>
<td>I</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULH</td>
<td>imm5, reg2</td>
<td>II</td>
<td>–</td>
<td>–</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MULH</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>–</td>
<td>–</td>
<td>Multiplication of (signed) halfword data</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table A-1. Basic Instruction Function List (Alphabetic Order) (3/4)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>Flag</th>
<th>Function of Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULU</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>CY OV S Z SAT</td>
<td>Multiplication of (unsigned) word data</td>
</tr>
<tr>
<td>MULU</td>
<td>imm9, reg2, reg3</td>
<td>XII</td>
<td>CY OV S Z SAT</td>
<td>Multiplication of (unsigned) word data</td>
</tr>
<tr>
<td>NOP</td>
<td>(None)</td>
<td>I</td>
<td>CY OV S Z SAT</td>
<td>Nothing else is done.</td>
</tr>
<tr>
<td>NOT</td>
<td>reg1, reg2</td>
<td>I</td>
<td>0 0/1 0/1</td>
<td>Logical negation (1's complement)</td>
</tr>
<tr>
<td>NOT1</td>
<td>bit#3, disp16 [reg1]</td>
<td>VIII</td>
<td>0 0/1 0/1</td>
<td>NOT bit</td>
</tr>
<tr>
<td>NOT1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>NOT bit</td>
</tr>
<tr>
<td>OR</td>
<td>reg1, reg2</td>
<td>I</td>
<td>0 0/1 0/1</td>
<td>OR</td>
</tr>
<tr>
<td>ORI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>0 0/1 0/1</td>
<td>OR immediate</td>
</tr>
<tr>
<td>PREPARE</td>
<td>list12, imm5</td>
<td>XIII</td>
<td>0 0/1 0/1</td>
<td>Create stack frame</td>
</tr>
<tr>
<td>PREPARE</td>
<td>list12, imm5, sp/imm</td>
<td>XIII</td>
<td>0 0/1 0/1</td>
<td>Create stack frame</td>
</tr>
<tr>
<td>RETI</td>
<td>(None)</td>
<td>X</td>
<td>0/1 0/1 0/1</td>
<td>Return from EI level software exception or interrupt</td>
</tr>
<tr>
<td>RIE</td>
<td>(None)</td>
<td>/X</td>
<td>0/1 0/1 0/1</td>
<td>Reserved instruction exception</td>
</tr>
<tr>
<td>SAR</td>
<td>reg1, reg2</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Arithmetic right shift</td>
</tr>
<tr>
<td>SAR</td>
<td>imm5, reg2</td>
<td>II</td>
<td>0 0/1 0/1</td>
<td>Arithmetic right shift</td>
</tr>
<tr>
<td>SAR</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>0 0/1 0/1</td>
<td>Arithmetic right shift</td>
</tr>
<tr>
<td>SASF</td>
<td>cccc, reg2</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Shift and flag condition setting</td>
</tr>
<tr>
<td>SATADD</td>
<td>reg1, reg2</td>
<td>I</td>
<td>0 0/1 0/1</td>
<td>Saturated addition</td>
</tr>
<tr>
<td>SATADD</td>
<td>imm5, reg2</td>
<td>II</td>
<td>0 0/1 0/1</td>
<td>Saturated addition</td>
</tr>
<tr>
<td>SATADD</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>0 0/1 0/1</td>
<td>Saturated addition</td>
</tr>
<tr>
<td>SATSUB</td>
<td>reg1, reg2</td>
<td>I</td>
<td>0 0/1 0/1</td>
<td>Saturated subtraction</td>
</tr>
<tr>
<td>SATSUB</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>0 0/1 0/1</td>
<td>Saturated subtraction</td>
</tr>
<tr>
<td>SATSUBI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>0 0/1 0/1</td>
<td>Saturated subtraction</td>
</tr>
<tr>
<td>SATSUBR</td>
<td>reg1, reg2</td>
<td>I</td>
<td>0 0/1 0/1</td>
<td>Saturated reverse subtraction</td>
</tr>
<tr>
<td>SBF</td>
<td>cccc, reg1, reg2, reg3</td>
<td>XI</td>
<td>0 0/1 0/1</td>
<td>Conditional subtraction</td>
</tr>
<tr>
<td>SCH0L</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Bit (0) search from MSB side</td>
</tr>
<tr>
<td>SCH0R</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Bit (0) search from LSB side</td>
</tr>
<tr>
<td>SCH1L</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Bit (1) search from MSB side</td>
</tr>
<tr>
<td>SCH1R</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Bit (1) search from LSB side</td>
</tr>
<tr>
<td>SET1</td>
<td>bit#3, disp16 [reg1]</td>
<td>VIII</td>
<td>0 0/1 0/1</td>
<td>Bit setting</td>
</tr>
<tr>
<td>SET1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Bit setting</td>
</tr>
<tr>
<td>SETF</td>
<td>cccc, reg2</td>
<td>IX</td>
<td>0 0/1 0/1</td>
<td>Flag condition setting</td>
</tr>
<tr>
<td>SHL</td>
<td>reg1, reg2</td>
<td>I</td>
<td>0 0/1 0/1</td>
<td>Logical left shift</td>
</tr>
<tr>
<td>SHL</td>
<td>imm5, reg2</td>
<td>II</td>
<td>0 0/1 0/1</td>
<td>Logical left shift</td>
</tr>
<tr>
<td>SHL</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>0 0/1 0/1</td>
<td>Logical left shift</td>
</tr>
</tbody>
</table>
Table A-1. Basic Instruction Function List (Alphabetic Order) (4/4)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>Flag</th>
<th>Function of Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHR</td>
<td>reg1, reg2</td>
<td>IX</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Logical right shift</td>
</tr>
<tr>
<td>SHR</td>
<td>imm5, reg2</td>
<td>II</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Logical right shift</td>
</tr>
<tr>
<td>SHR</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Logical right shift</td>
</tr>
<tr>
<td>SLD.B</td>
<td>disp7 [ep], reg2</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Load of (signed) byte data</td>
</tr>
<tr>
<td>SLD.BU</td>
<td>disp4 [ep], reg2</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Load of (unsigned) byte data</td>
</tr>
<tr>
<td>SLD.H</td>
<td>disp8 [ep], reg2</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Load of (signed) halfword data</td>
</tr>
<tr>
<td>SLD.HU</td>
<td>disp5 [ep], reg2</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Load of (unsigned) halfword data</td>
</tr>
<tr>
<td>SLD.W</td>
<td>disp8 [ep], reg2</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Load of word data</td>
</tr>
<tr>
<td>SST.B</td>
<td>reg2, disp7 [ep]</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of byte data</td>
</tr>
<tr>
<td>SST.H</td>
<td>reg2, disp8 [ep]</td>
<td>IV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of halfword data</td>
</tr>
<tr>
<td>ST.B</td>
<td>reg2, disp16 [reg1]</td>
<td>VII</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of byte data</td>
</tr>
<tr>
<td>ST.B</td>
<td>reg3, disp23 [reg1]</td>
<td>XIV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of byte data</td>
</tr>
<tr>
<td>ST.H</td>
<td>reg2, disp16 [reg1]</td>
<td>VII</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of halfword data</td>
</tr>
<tr>
<td>ST.H</td>
<td>reg3, disp23 [reg1]</td>
<td>XIV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of halfword data</td>
</tr>
<tr>
<td>ST.W</td>
<td>reg2, disp16 [reg1]</td>
<td>VII</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of word data</td>
</tr>
<tr>
<td>ST.W</td>
<td>reg3, disp23 [reg1]</td>
<td>XIV</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of word data</td>
</tr>
<tr>
<td>STSR</td>
<td>regID, reg2</td>
<td>IX</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Storage of contents of system register</td>
</tr>
<tr>
<td>SUB</td>
<td>reg1, reg2</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Subtraction</td>
</tr>
<tr>
<td>SUBR</td>
<td>reg1, reg2</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Reverse subtraction</td>
</tr>
<tr>
<td>SWITCH</td>
<td>reg1</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Jump with table look up</td>
</tr>
<tr>
<td>SXB</td>
<td>reg1</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Sign-extension of byte data</td>
</tr>
<tr>
<td>SXH</td>
<td>reg1</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Sign-extension of halfword data</td>
</tr>
<tr>
<td>SYNCE</td>
<td>(None)</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Exception synchronize instruction</td>
</tr>
<tr>
<td>SYNCM</td>
<td>(None)</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Memory synchronize instruction</td>
</tr>
<tr>
<td>SYNCP</td>
<td>(None)</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Pipeline synchronize instruction</td>
</tr>
<tr>
<td>SYSSCALL</td>
<td>vector8</td>
<td>X</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>System call exception</td>
</tr>
<tr>
<td>TRAP</td>
<td>vector5</td>
<td>X</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Software exception</td>
</tr>
<tr>
<td>TST</td>
<td>reg1, reg2</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Test</td>
</tr>
<tr>
<td>TST1</td>
<td>bit#3, disp16 [reg1]</td>
<td>VIII</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Bit test</td>
</tr>
<tr>
<td>TST1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Bit test</td>
</tr>
<tr>
<td>XOR</td>
<td>reg1, reg2</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Exclusive OR</td>
</tr>
<tr>
<td>XORI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Exclusive OR immediate</td>
</tr>
<tr>
<td>ZXZ</td>
<td>reg1</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Zero-extension of byte data</td>
</tr>
<tr>
<td>ZXH</td>
<td>reg1</td>
<td>I</td>
<td>CY 0/1 OV 0/1 S 0/1 Z 0/1 SAT 0/1</td>
<td>Zero-extension of halfword data</td>
</tr>
</tbody>
</table>
## APPENDIX B INSTRUCTION OPCODE MAP

### B.1 Basic Instruction Opcode Map

The following shows opcode maps for the basic instruction code.

#### Table B-1. Basic Instruction Opcode Map (16-/32-bit Instruction) (1/4)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>opcode</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NOP</strong></td>
<td>I</td>
<td></td>
<td>000000 000000 00000</td>
<td></td>
</tr>
<tr>
<td><strong>SYNCE</strong></td>
<td>I</td>
<td></td>
<td>000000 000000 11101</td>
<td></td>
</tr>
<tr>
<td><strong>SYNCM</strong></td>
<td>I</td>
<td></td>
<td>000000 000000 11110</td>
<td></td>
</tr>
<tr>
<td><strong>SYNCP</strong></td>
<td>I</td>
<td></td>
<td>000000 000000 11111</td>
<td></td>
</tr>
<tr>
<td><strong>MOV</strong></td>
<td>reg1, reg2</td>
<td>I rrrrr 00000 RRRRR</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>NOT</strong></td>
<td>reg1, reg2</td>
<td>I rrrrr 00000 1 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RIE</strong></td>
<td>I</td>
<td></td>
<td>000000 000010 00000</td>
<td></td>
</tr>
<tr>
<td><strong>SWITCH</strong></td>
<td>reg1</td>
<td>I</td>
<td>000000 000010 00000</td>
<td></td>
</tr>
<tr>
<td><strong>FETRAP</strong></td>
<td>vector4</td>
<td>I rrrrr 000010 00000</td>
<td>iiii ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>DIVH</strong></td>
<td>reg1, reg2</td>
<td>I rrrrr 000100 00000</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>JMP</strong></td>
<td>[reg1]</td>
<td>I</td>
<td>000000 000011 RRRRR</td>
<td></td>
</tr>
<tr>
<td><strong>SLD.BU</strong></td>
<td>disp4 [ep], reg2</td>
<td>IV rrrrr 000011 0 dddd</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>SLD.HU</strong></td>
<td>disp5 [ep], reg2</td>
<td>IV rrrrr 000011 1 dddd</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>ZXB</strong></td>
<td>reg1</td>
<td>I</td>
<td>000000 000100 RRRRR</td>
<td></td>
</tr>
<tr>
<td><strong>SXB</strong></td>
<td>reg1</td>
<td>I</td>
<td>000000 000101 RRRRR</td>
<td></td>
</tr>
<tr>
<td><strong>ZXH</strong></td>
<td>reg1</td>
<td>I</td>
<td>000000 000110 RRRRR</td>
<td></td>
</tr>
<tr>
<td><strong>SXH</strong></td>
<td>reg1</td>
<td>I</td>
<td>000000 000111 RRRRR</td>
<td></td>
</tr>
<tr>
<td><strong>SATSUBR</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 000100 RRRRR</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>SATSUB</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 000101 RRRRR</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>SATADD</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 000110 RRRRR</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>MULH</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 000111 RRRRR</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td><strong>OR</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001000 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>XOR</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001001 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>AND</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001010 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TST</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001011 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SUBR</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001100 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SUB</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001101 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>ADD</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001110 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>CMP</strong></td>
<td>reg1, reg2</td>
<td>rrrrr 001111 RRRRR</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>MOV</strong></td>
<td>imm5, reg2</td>
<td>rrrrr 010000 iiii</td>
<td>rrrrr ≠ 0000</td>
<td></td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Operand</td>
<td>Format</td>
<td>opcode</td>
<td></td>
</tr>
<tr>
<td>------------</td>
<td>---------</td>
<td>--------</td>
<td>--------</td>
<td></td>
</tr>
<tr>
<td>SATADD</td>
<td>imm5, reg2</td>
<td>I</td>
<td>rrrrr 010001 iiii</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td>imm5, reg2</td>
<td>I</td>
<td>rrrrr 010010 iiii</td>
<td></td>
</tr>
<tr>
<td>CMP</td>
<td>imm5, reg2</td>
<td>I</td>
<td>rrrrr 010111 iiii</td>
<td></td>
</tr>
<tr>
<td>CALLT</td>
<td>imm6</td>
<td>II</td>
<td>00000 010000 iiii</td>
<td></td>
</tr>
<tr>
<td>SHR</td>
<td>imm5, reg2</td>
<td>II</td>
<td>rrrrr 010100 iiii</td>
<td></td>
</tr>
<tr>
<td>SAR</td>
<td>imm5, reg2</td>
<td>II</td>
<td>rrrrr 010101 iiii</td>
<td></td>
</tr>
<tr>
<td>SHL</td>
<td>imm5, reg2</td>
<td>II</td>
<td>rrrrr 011010 iiii</td>
<td></td>
</tr>
<tr>
<td>MULH</td>
<td>imm5, reg2</td>
<td>II</td>
<td>rrrrr 011111 iiii</td>
<td></td>
</tr>
<tr>
<td>JR</td>
<td>disp32</td>
<td>VI</td>
<td>00000 010111 00000 ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>JARL</td>
<td>disp32, reg1</td>
<td>VI</td>
<td>00000 010111 RRRRR ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>SLD.B</td>
<td>disp7 [ep], reg2</td>
<td>IV</td>
<td>rrrrr 0110dd ddddd</td>
<td></td>
</tr>
<tr>
<td>SST.B</td>
<td>reg2, disp7 [ep]</td>
<td>IV</td>
<td>rrrrr 0111dd ddddd</td>
<td></td>
</tr>
<tr>
<td>SLD.H</td>
<td>disp8 [ep], reg2</td>
<td>IV</td>
<td>rrrrr 1000dd dddddd</td>
<td></td>
</tr>
<tr>
<td>SST.H</td>
<td>reg2, disp8 [ep]</td>
<td>IV</td>
<td>rrrrr 1001dd dddddd</td>
<td></td>
</tr>
<tr>
<td>SLD.W</td>
<td>disp8 [ep], reg2</td>
<td>IV</td>
<td>rrrrr 1010dd dddd0</td>
<td></td>
</tr>
<tr>
<td>SST.W</td>
<td>reg2, disp8 [ep]</td>
<td>IV</td>
<td>rrrrr 1010dd ddddl</td>
<td></td>
</tr>
<tr>
<td>Bcond</td>
<td>disp9</td>
<td>III</td>
<td>ddddd 1011dd dCCCC</td>
<td></td>
</tr>
<tr>
<td>ADDI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110000 RRRRR iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>imm32, reg1</td>
<td>VI</td>
<td>00000 110001 RRRRR IIIII IIIII IIIII</td>
<td></td>
</tr>
<tr>
<td>MOVEA</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110001 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>MOVHI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110010 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>SATUSUBI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110011 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>DISPOSE</td>
<td>imm5, list12</td>
<td>XIII</td>
<td>00000 110011 iiiiL LLLLL LLLLLL RRRRR</td>
<td></td>
</tr>
<tr>
<td>DISPOSE</td>
<td>imm5, list12, [reg1]</td>
<td>XIII</td>
<td>00000 110101 iiiiL LLLLL LLLLLL LRRRR RRRRR</td>
<td></td>
</tr>
<tr>
<td>ORI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110100 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>XORI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110101 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>ANDI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110110 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>MULHI</td>
<td>imm16, reg1, reg2</td>
<td>VI</td>
<td>rrrrr 110111 RRRRR iiii iiii iiii iiii</td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>imm32 [reg1]</td>
<td>VI</td>
<td>00000 110111 RRRRR ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>LD.B</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>rrrrr 111000 RRRRR ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>LD.H</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>rrrrr 111001 RRRRR ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>LD.W</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>rrrrr 111010 RRRRR ddddd dddddd ddddl</td>
<td></td>
</tr>
<tr>
<td>ST.B</td>
<td>reg2, disp16 [reg1]</td>
<td>VII</td>
<td>rrrrr 111010 RRRRR ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>ST.H</td>
<td>reg2, disp16 [reg1]</td>
<td>VII</td>
<td>rrrrr 111011 RRRRR ddddd dddddd dddd0</td>
<td></td>
</tr>
<tr>
<td>ST.W</td>
<td>reg2, disp16 [reg1]</td>
<td>VII</td>
<td>rrrrr 111011 RRRRR ddddd dddddd ddddl</td>
<td></td>
</tr>
<tr>
<td>PREPARE</td>
<td>list12, imm5</td>
<td>XIII</td>
<td>00000 111100 iiiiL LLLLL LLLLLL f011</td>
<td></td>
</tr>
<tr>
<td>PREPARE</td>
<td>list12, imm5, sp/imm</td>
<td>XIII</td>
<td>00000 111101 iiiiL LLLLL LLLLLL f011</td>
<td></td>
</tr>
</tbody>
</table>

**Note**  
See Table B-2 when ff = 01 or 10, and see Table B-3 when ff = 11.
## Table B-1. Basic Instruction Opcode Map (16-/32-bit Instruction) (3/4)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>opcode</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD.B</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>LD.H</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>LD.W</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>ST.B</td>
<td>reg3, disp23[reg1]</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>ST.W</td>
<td>disp3[reg1], reg3</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>LD.BU</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 0 1 0 0 1 1</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>LD.HU</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 1</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>ST.H</td>
<td>reg3, disp23[reg1]</td>
<td>XIV</td>
<td>0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 1</td>
<td>See Table B-2</td>
</tr>
<tr>
<td>JR</td>
<td>disp22</td>
<td>V</td>
<td>0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>JARL</td>
<td>disp22, reg2</td>
<td>VII</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>LD.BU</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SET1</td>
<td>bit3#, disp16 [reg1]</td>
<td>VIII</td>
<td>0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>NOT1</td>
<td>bit#3, disp16 [reg1]</td>
<td>VIII</td>
<td>0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CLR1</td>
<td>bit3#, disp16 [reg1]</td>
<td>VIII</td>
<td>0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>TST1</td>
<td>bit3#, disp16 [reg1]</td>
<td>VIII</td>
<td>0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>LD.HU</td>
<td>disp16 [reg1], reg2</td>
<td>VII</td>
<td>r r r r r 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SETF</td>
<td>cond, reg2</td>
<td>IX</td>
<td>X X X X X 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>RIE</td>
<td>reg2, regID</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>STSR</td>
<td>sr1, reg2</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SHR</td>
<td>reg1, reg2</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SHR</td>
<td>reg1, reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SAR</td>
<td>reg1, reg2</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SAR</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SHL</td>
<td>reg1, reg2</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SHL</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SET1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>NOT1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CLR1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>TST1</td>
<td>reg2, [reg1]</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CAXI</td>
<td>[reg1], reg2, reg3</td>
<td>XI</td>
<td>X X X X X 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>TRAP</td>
<td>imm5</td>
<td>X</td>
<td>0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>HLT</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>RETI</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CTRET</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>EIRET</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>FERET</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>DI</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>EI</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>r r r r r 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
</tbody>
</table>

**Mnemonic and Operand Format:***
- **Mnemonic:** Instruction name.
- **Operand:** The operand format for the instruction.
- **Format:** The format of the instruction, including the size of the operand.
- **opcode:** The opcode format for the instruction.
- **Remark:** Notes or additional information related to the instruction.
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>opcode</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYSCALL</td>
<td>vector8</td>
<td>X</td>
<td>11010</td>
<td>vvvvvv 00VVV 010111 00000</td>
</tr>
<tr>
<td>SASF</td>
<td>cccc, reg2</td>
<td>IX</td>
<td>rrrrr 111111 0 cccc 00000 010000 00000</td>
<td></td>
</tr>
<tr>
<td>MUL</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010001 00010</td>
<td></td>
</tr>
<tr>
<td>MULU</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010001 00010</td>
<td></td>
</tr>
<tr>
<td>MUL</td>
<td>imm9, reg2, reg3</td>
<td>XII</td>
<td>rrrrr 111111 iiii wwwww 010011 III10</td>
<td></td>
</tr>
<tr>
<td>MULU</td>
<td>imm9, reg2, reg3</td>
<td>XII</td>
<td>rrrrr 111111 iiii wwwww 010011 III10</td>
<td></td>
</tr>
<tr>
<td>DIVH</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010100 00000</td>
<td></td>
</tr>
<tr>
<td>DIVHU</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010100 00010</td>
<td></td>
</tr>
<tr>
<td>DIV</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010110 00000</td>
<td></td>
</tr>
<tr>
<td>DIVQ</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010111 11100</td>
<td></td>
</tr>
<tr>
<td>DIVU</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010110 00010</td>
<td></td>
</tr>
<tr>
<td>DIVQU</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 010111 11110</td>
<td></td>
</tr>
<tr>
<td>CMOV</td>
<td>cccc, imm5, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 iiii wwwww 011000 cccc0</td>
<td></td>
</tr>
<tr>
<td>CMOV</td>
<td>cccc, reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011001 cccc0</td>
<td></td>
</tr>
<tr>
<td>BSW</td>
<td>reg2, reg3</td>
<td>XII</td>
<td>rrrrr 111111 0 0000 011010 00000</td>
<td></td>
</tr>
<tr>
<td>BSH</td>
<td>reg2, reg3</td>
<td>XII</td>
<td>rrrrr 111111 0 0000 011010 00010</td>
<td></td>
</tr>
<tr>
<td>HSW</td>
<td>reg2, reg3</td>
<td>XII</td>
<td>rrrrr 111111 0 0000 011010 00100</td>
<td></td>
</tr>
<tr>
<td>HSH</td>
<td>reg2, reg3</td>
<td>XII</td>
<td>rrrrr 111111 0 0000 011010 00110</td>
<td></td>
</tr>
<tr>
<td>SCH0R</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>rrrrr 111111 0 0000 011011 00000</td>
<td></td>
</tr>
<tr>
<td>SCH1R</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>rrrrr 111111 0 0000 011011 00010</td>
<td></td>
</tr>
<tr>
<td>SCH0L</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>rrrrr 111111 0 0000 011011 00100</td>
<td></td>
</tr>
<tr>
<td>SCH1L</td>
<td>reg2, reg3</td>
<td>IX</td>
<td>rrrrr 111111 0 0000 011011 00110</td>
<td></td>
</tr>
<tr>
<td>SBF</td>
<td>cccc, reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011000 cccc0 cccc # 1101</td>
<td></td>
</tr>
<tr>
<td>SATSUB</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011000 11010</td>
<td></td>
</tr>
<tr>
<td>ADF</td>
<td>cccc, reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011101 cccc0 cccc # 1101</td>
<td></td>
</tr>
<tr>
<td>SATADD</td>
<td>reg1, reg2, reg3</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011101 11010</td>
<td></td>
</tr>
<tr>
<td>MAC</td>
<td>reg1, reg2, reg3, reg4</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011110 mmm0</td>
<td></td>
</tr>
<tr>
<td>MACU</td>
<td>reg1, reg2, reg3, reg4</td>
<td>XI</td>
<td>rrrrr 111111 RRRRR wwwww 011111 mmm0</td>
<td></td>
</tr>
</tbody>
</table>
Table B-2. Basic Instruction Opcodes (48-bit Instructions)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>JR</td>
<td>disp32</td>
<td>VI</td>
<td>00000 010111 00000 dddddd dddddd dddd0 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>JALR</td>
<td>disp32, reg1</td>
<td>VI</td>
<td>00000 010111 RRRRR dddddd dddddd dddd0 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>MOV</td>
<td>imm32, reg1</td>
<td>VI</td>
<td>00000 110011 RRRRR iiilli iiilii iiilii iiilii IIITII IIIII IIIII</td>
</tr>
<tr>
<td>JMP</td>
<td>disp32 [reg1]</td>
<td>VI</td>
<td>00000 110111 RRRRR dddddd dddddd dddd0 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>PREPARE</td>
<td>list12, imm5, sp/imm</td>
<td>XIII</td>
<td>00000 11110i iiiiiL LLLLL LLLLL LLLLff</td>
</tr>
<tr>
<td>LD.B</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>00000 111100 RRRRR wwwww dddddd d0101 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>LD.H</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>00000 111100 RRRRR wwwww dddddd 00110 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>LD.W</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>00000 111100 RRRRR wwwww dddddd 01001 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>ST.B</td>
<td>reg3, disp23[reg1]</td>
<td>XIV</td>
<td>00000 111100 RRRRR wwwww dddddd d1101 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>ST.W</td>
<td>reg3, disp23[reg1]</td>
<td>XIV</td>
<td>00000 111100 RRRRR wwwww dddddd 01111 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>LD.BU</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>00000 111101 RRRRR wwwww dddddd d0101 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>LD.HU</td>
<td>disp23[reg1], reg3</td>
<td>XIV</td>
<td>00000 111101 RRRRR wwwww dddddd 00110 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
<tr>
<td>ST.H</td>
<td>reg3, disp23[reg1]</td>
<td>XIV</td>
<td>00000 111101 RRRRR wwwww dddddd 01101 DDDDD DDDDD DDDDD DDDDD</td>
</tr>
</tbody>
</table>

Note  ff = 01, 10

Table B-3. Basic Instruction Opcode Map (64-bit Instruction)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operand</th>
<th>Format</th>
<th>Remark</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>PREPARE</td>
<td>list12, imm5, sp/imm</td>
<td>XIII</td>
<td>00000 011101 iiiiii lllll lllll l1011</td>
<td>47 32 63 48</td>
</tr>
</tbody>
</table>

Note  ff = 01, 10
The V850E2S CPU, which is based on RISC architecture, uses five-stage pipeline control to execute almost all types of instructions in just one clock cycle. The instruction execution sequence normally includes five stages, from instruction fetch (IF) to writeback (WB). The execution time per stage differs depending on factors such as the type of instruction and the type of memory to be accessed. As an example of pipeline operations, Figure C-1 shows processing by the CPU when 9 typical instructions are executed consecutively.
Figure C-1. Example of Consecutive Execution of 9 Typical Instructions

IF (instruction fetch): Fetches instruction and increments fetch pointer.
ID (instruction decode): Decodes instruction, generates immediate data, and reads registers.
EX (execution using ALU, multiplier, or barrel shifter): Executes decoded instructions.
MEM (memory access): Access a target memory.
WB (writeback): Writes execution result to register.

<1> to <13> are CPU states.
C.1 Features

Figure C-2 shows the pipeline configuration of the CPU assumed by the V850E2S CPU.

Figure C-2. Pipeline Configuration
This pipeline includes the following functions.

(a) Instruction fetch unit
   This unit fetches one instruction per cycle using a 32-bit fetch bus (CPU fetch bus).

(b) Instruction decode unit
   This unit decodes instructions issued from the instruction fetch unit.

(c) ALU unit
   This unit issues instructions that perform integer operations and/or logic operations.

(d) MEM unit
   This unit executes instructions (such as load and store instructions) that perform memory access.

(e) MUL unit
   This unit executes instructions that perform integer multiplications.

(f) Writeback unit
   This unit controls writeback to register files.
C.2 Clock Requirements

C.2.1 Clock requirements for basic instructions
Table C-1 lists clock requirements for basic instructions. The clock requirements may differ according to the combination of instructions. For details, see C.3 Pipeline for Basic Instructions.

Table C-1. Clock Requirements for Basic Instructions (1/4)

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>Mnemonic</th>
<th>Operand</th>
<th>Byte Count</th>
<th>No. of Execution Clocks</th>
<th>issue</th>
<th>repeat</th>
<th>latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load instructions</td>
<td>LD.B</td>
<td>disp16 [reg1], reg2</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.B</td>
<td>disp23 [reg1], reg3</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.BU</td>
<td>disp16 [reg1], reg2</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.BU</td>
<td>disp23 [reg1], reg3</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.H</td>
<td>disp16 [reg1], reg2</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.H</td>
<td>disp23 [reg1], reg3</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.HU</td>
<td>disp16 [reg1], reg2</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.HU</td>
<td>disp23 [reg1], reg3</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.W</td>
<td>disp16 [reg1], reg2</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>LD.W</td>
<td>disp23 [reg1], reg3</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>SLD.B</td>
<td>disp7 [ep], reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>SLD.BU</td>
<td>disp4 [ep], reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>SLD.H</td>
<td>disp8 [ep], reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>SLD.HU</td>
<td>disp5 [ep], reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td>SLD.W</td>
<td>disp8 [ep], reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>Note 1</td>
</tr>
<tr>
<td>Store instructions</td>
<td>ST.B</td>
<td>reg2, disp16 [reg1]</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ST.B</td>
<td>reg3, disp23 [reg1]</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ST.H</td>
<td>reg2, disp16 [reg1]</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ST.H</td>
<td>reg3, disp23 [reg1]</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ST.W</td>
<td>reg2, disp16 [reg1]</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ST.W</td>
<td>reg3, disp23 [reg1]</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>STT.B</td>
<td>reg2, disp7 [ep]</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>STT.H</td>
<td>reg2, disp8 [ep]</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>STT.W</td>
<td>reg2, disp8 [ep]</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Multiply instructions</td>
<td>MUL</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MUL</td>
<td>imm9, reg2, reg3</td>
<td>4</td>
<td>1</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MULH</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MULH</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MULHI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MULU</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MULU</td>
<td>imm9, reg2, reg3</td>
<td>4</td>
<td>1</td>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Multiply-accumulate instructions</td>
<td>MAC</td>
<td>reg1, reg2, reg3, reg4</td>
<td>4</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MACU</td>
<td>reg1, reg2, reg3, reg4</td>
<td>4</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>
Table C-1. Clock Requirements for Basic Instructions (2/4)

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>Mnemonic</th>
<th>Operand</th>
<th>Byte Count</th>
<th>No. of Execution Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>issue</td>
</tr>
<tr>
<td>Arithmetic operation instructions</td>
<td>ADD</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>ADD</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>ADDI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>CMP</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>CMP</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>MOV</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>MOV</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>MOV</td>
<td>imm32, reg1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>MOVEA</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>MOVHI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SUB</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SUBR</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Conditional operation instructions</td>
<td>ADF</td>
<td>cccc, reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SBF</td>
<td>cccc, reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>Saturated operation instructions</td>
<td>SATADD</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SATADD</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SATADD</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SATSUB</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SATSUB</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SATSUBI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SATSUBR</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Logic operation instructions</td>
<td>AND</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>ANDI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>NOT</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>OR</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>ORI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>TST</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>XOR</td>
<td>reg1, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>XORI</td>
<td>imm16, reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>Data manipulation instructions</td>
<td>BSH</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>BSW</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>CMOV</td>
<td>cccc, reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>CMOV</td>
<td>cccc, imm5, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>HSH</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>HSW</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SAR</td>
<td>reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SAR</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SAR</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SASF</td>
<td>cccc, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SETF</td>
<td>cccc, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SHL</td>
<td>reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SHL</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SHL</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
</tbody>
</table>
### Table C-1. Clock Requirements for Basic Instructions (3/4)

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>Mnemonic</th>
<th>Operand</th>
<th>Byte Count</th>
<th>No. of Execution Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>issue</td>
</tr>
<tr>
<td><strong>Data manipulation</strong></td>
<td>SHR</td>
<td>reg1, reg2</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>instructions</td>
<td>SHR</td>
<td>imm5, reg2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SHR</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SXB</td>
<td>reg1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SXH</td>
<td>reg1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>ZXB</td>
<td>reg1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>ZXH</td>
<td>reg1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td><strong>Bit search instructions</strong></td>
<td>SCH0L</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SCH0R</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SCH1L</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>SCH1R</td>
<td>reg2, reg3</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td><strong>Divide instructions</strong></td>
<td>DIV</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td>DIVH</td>
<td>reg1, reg2</td>
<td>2</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td>DIVH</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td>DIVHU</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>35</td>
</tr>
<tr>
<td></td>
<td>DIVU</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>35</td>
</tr>
<tr>
<td><strong>High-speed divide</strong></td>
<td>DIVQ</td>
<td>reg1, reg2, reg3</td>
<td>4</td>
<td>N+7\textsuperscript{Note 4}</td>
</tr>
</tbody>
</table>
### Table C-1. Clock Requirements for Basic Instructions (4/4)

<table>
<thead>
<tr>
<th>Instruction Type</th>
<th>Mnemonic</th>
<th>Operand</th>
<th>Byte Count</th>
<th>No. of Execution Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Special instruction</td>
<td>FETRAP</td>
<td>vector</td>
<td>2</td>
<td>3 3 3</td>
</tr>
<tr>
<td></td>
<td>HALT</td>
<td>–</td>
<td>4</td>
<td>Undefined Undefined Undefined</td>
</tr>
<tr>
<td></td>
<td>LDSR</td>
<td>reg2, reg1D</td>
<td>4</td>
<td>1 1 1</td>
</tr>
<tr>
<td></td>
<td>NOP</td>
<td>–</td>
<td>2</td>
<td>1 1 1</td>
</tr>
<tr>
<td></td>
<td>PREPARE</td>
<td>list12, imm5</td>
<td>4</td>
<td>$n+1$ Note 3 $n+1$ Note 3 $n+1$ Note 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>list12, imm5, sp</td>
<td>4</td>
<td>$n+2$ Note 3 $n+2$ Note 3 $n+2$ Note 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>list12, imm5, imm16</td>
<td>4</td>
<td>$n+2$ Note 3 $n+2$ Note 3 $n+2$ Note 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>list12, imm5, imm16&lt;16</td>
<td>4</td>
<td>$n+2$ Note 3 $n+2$ Note 3 $n+2$ Note 3</td>
</tr>
<tr>
<td></td>
<td>PREPARE</td>
<td>list12, imm5, imm32</td>
<td>4</td>
<td>$n+2$ Note 3 $n+2$ Note 3 $n+2$ Note 3</td>
</tr>
<tr>
<td></td>
<td>RETI</td>
<td>–</td>
<td>4</td>
<td>3 3 3</td>
</tr>
<tr>
<td></td>
<td>RIE</td>
<td>–</td>
<td>2</td>
<td>3 3 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>–</td>
<td>4</td>
<td>3 3 3</td>
</tr>
<tr>
<td></td>
<td>STSR</td>
<td>reg1D, reg2</td>
<td>4</td>
<td>1 1 1</td>
</tr>
<tr>
<td></td>
<td>SWITCH</td>
<td>reg1</td>
<td>2</td>
<td>5 5 5</td>
</tr>
<tr>
<td></td>
<td>SYNCE</td>
<td>–</td>
<td>2</td>
<td>Undefined Undefined Undefined</td>
</tr>
<tr>
<td></td>
<td>SYNCM</td>
<td>–</td>
<td>2</td>
<td>Undefined Undefined Undefined</td>
</tr>
<tr>
<td></td>
<td>SYNCP</td>
<td>–</td>
<td>2</td>
<td>Undefined Undefined Undefined</td>
</tr>
<tr>
<td></td>
<td>SYSCALL</td>
<td>vector8</td>
<td>4</td>
<td>5 5 5</td>
</tr>
<tr>
<td></td>
<td>TRAP</td>
<td>vector5</td>
<td>4</td>
<td>3 3 3</td>
</tr>
</tbody>
</table>

Notes 1. When there are wait states (+ number of read access wait states)

2. Add one (+ 1) when an instruction replaces the previous contents of PSW register.

3. $n$ is the total number of registers specified in list $\times$ (depends on the number of wait states. When there are no wait states, $n$ matches with the number of registers specified in list $\times$).

4. $N = (\text{Number of valid bits of dividend}) - (\text{Number of valid bits of divisor})$

However, if $N$ is 0 or below, then $N = 1$. 

Undefi ned instruction code (operates as RIE instruction)
**Remarks 1. Description of operands**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg1</td>
<td>General-purpose register (used as source register)</td>
</tr>
<tr>
<td>reg2</td>
<td>General-purpose register (mainly used as the destination register, but used as a source register for some instructions)</td>
</tr>
<tr>
<td>reg3</td>
<td>General-purpose register (mainly stores remainders from division results and the higher 32 bits from multiplication results)</td>
</tr>
<tr>
<td>bit#3</td>
<td>3-bit data for specifying bit number</td>
</tr>
<tr>
<td>imm</td>
<td>× bit immediate data</td>
</tr>
<tr>
<td>disp</td>
<td>× bit displacement data</td>
</tr>
<tr>
<td>regID</td>
<td>System register number</td>
</tr>
<tr>
<td>vector</td>
<td>Data specifying vector (× indicates the bit size)</td>
</tr>
<tr>
<td>cond</td>
<td>Condition name (see Table 5-4 Condition Codes in PART 2)</td>
</tr>
<tr>
<td>cccc</td>
<td>4-bit data indicating condition code (see Table 5-4 Condition Codes in PART 2)</td>
</tr>
<tr>
<td>sp</td>
<td>Stack pointer (r3)</td>
</tr>
<tr>
<td>ep</td>
<td>Element pointer (r30)</td>
</tr>
<tr>
<td>list12</td>
<td>Register list</td>
</tr>
</tbody>
</table>

**Remarks 2. Description of execution clocks**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>issue</td>
<td>When next instruction is executed immediately after previous instruction</td>
</tr>
<tr>
<td>repeat</td>
<td>When same instruction is executed again immediately after its first execution</td>
</tr>
<tr>
<td>latency</td>
<td>When execution result of the current instruction is used by the immediate next instruction</td>
</tr>
</tbody>
</table>
C.3 Pipeline for Basic Instructions

C.3.1 Load instructions

[Target instructions] LD.B, LD.H, LD.W, LD.BU, LD.HU, SLD.B, SLD.BU, SLD.H, SLD.HU, and SLD.W

[Pipeline]

<table>
<thead>
<tr>
<th>Load instruction</th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;5&gt;</th>
<th>&lt;6&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Next instruction</th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;5&gt;</th>
<th>&lt;6&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[Description] The pipeline has five stages: the IF, ID, EX, MEM, and WB stages. However, if an instruction that uses the execution result is placed immediately after the load instruction, a data wait period may be generated.

C.3.2 Store instructions


[Pipeline]

<table>
<thead>
<tr>
<th>Store instruction</th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;5&gt;</th>
<th>&lt;6&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Next instruction</th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;5&gt;</th>
<th>&lt;6&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[Description] This pipeline has five stages: the IF, ID, EX, MEM, and WB stages. However, since data cannot be written to registers, nothing is done at the WB stage.
C.3.3 Multiply instructions

(1) Halfword data multiply instruction

[Target instructions] MULH and MULHI

[Pipeline] 

<table>
<thead>
<tr>
<th>Multiplication instruction</th>
<th>Next instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF ID EX WB</td>
<td>IF ID EX MEM WB</td>
</tr>
</tbody>
</table>

[Description] The pipeline has four stages: the IF, ID, EX, and WB stages.

(2) Word data multiply instruction

[Target instructions] MUL and MULU

[Pipeline] 

(a) When the next three instructions are not multiply instructions

<table>
<thead>
<tr>
<th>Multiplication instruction 1</th>
<th>Multiplication instruction 2</th>
<th>Instruction 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF ID EX1 EX2 EX3 EX4 WB</td>
<td>IF ID EX MEM WB</td>
<td>IF ID EX MEM WB</td>
</tr>
</tbody>
</table>

(b) When the next instruction is a halfword multiply instruction

<table>
<thead>
<tr>
<th>Multiplication instruction 1</th>
<th>Multiplication instruction 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF ID EX1 EX2 EX3 EX4 WB</td>
<td>IF (ID) (ID) (ID) ID EX WB</td>
</tr>
</tbody>
</table>

(C) When the third next instruction is a multiply instruction

<table>
<thead>
<tr>
<th>Multiplication instruction</th>
<th>Instruction 1</th>
<th>Instruction 2</th>
<th>Instruction 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF ID EX1 EX2 EX3 EX4 WB</td>
<td>IF ID EX MEM WB</td>
<td>IF ID EX MEM WB</td>
<td>IF (ID) ID EX1 EX2 EX3 EX4 WB</td>
</tr>
</tbody>
</table>

[Description] The pipeline has seven stages: the IF, ID, EX1, EX2, EX3, EX4, and WB stages. If an instruction that uses the execution result is placed immediately after the multiply instruction, a data wait period may be generated.
C.3.4 Multiply-accumulate instructions

[Target instructions] MAC and MACU

[Pipeline]

(a) When the next three instructions are not multiply-accumulate instructions

<table>
<thead>
<tr>
<th>Multiply-accumulate instruction</th>
<th>Instruction 1</th>
<th>Instruction 2</th>
<th>Instruction 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
<td>&lt;3&gt; EX</td>
<td>&lt;4&gt; EX</td>
</tr>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
<td>&lt;3&gt; EX</td>
<td>&lt;4&gt; EX</td>
</tr>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
<td>&lt;3&gt; EX</td>
<td>&lt;4&gt; MEM</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
</tr>
</tbody>
</table>

(b) When the next instruction is a halfword multiply instruction

<table>
<thead>
<tr>
<th>Multiply-accumulate instruction</th>
<th>Multiply instruction (Halfword)</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
</tbody>
</table>

(c) When the next instruction is a multiply-accumulate instruction

<table>
<thead>
<tr>
<th>Multiply-accumulate instruction 1</th>
<th>Multiply-accumulate instruction 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
</tbody>
</table>

(d) When the third next instruction is a halfword multiply instruction

<table>
<thead>
<tr>
<th>Multiply-accumulate instruction</th>
<th>Multiply instruction (Halfword)</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
</tbody>
</table>

(e) When the third next instruction is a multiply-accumulate instruction

<table>
<thead>
<tr>
<th>Multiply-accumulate instruction 1</th>
<th>Multiply-accumulate instruction 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>&lt;1&gt; ID</td>
<td>&lt;2&gt; ID</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
<tr>
<td>IF</td>
<td>IF</td>
</tr>
</tbody>
</table>

[Description] The pipeline has eight stages: the IF, ID1, ID2, EX1, EX2, EX3, EX4, and WB stages. If an instruction that uses the execution result is placed immediately after the multiply instruction, a data wait period may be generated.
### C.3.5 Arithmetic operation instructions

<table>
<thead>
<tr>
<th>Target instructions</th>
<th>ADD, ADDI, CMP, MOV, MOVEA, MOVHI, SUB, and SUBR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipeline</td>
<td><img src="image" alt="Pipeline Diagram" /></td>
</tr>
<tr>
<td>Description</td>
<td>The pipeline has four stages: the IF, ID, EX, and WB stages.</td>
</tr>
</tbody>
</table>

### C.3.6 Conditional operation instructions

<table>
<thead>
<tr>
<th>Target instructions</th>
<th>ADF and SBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipeline</td>
<td><img src="image" alt="Pipeline Diagram" /></td>
</tr>
<tr>
<td>Description</td>
<td>The pipeline has four stages: the IF, ID, EX, and WB stages.</td>
</tr>
</tbody>
</table>

### C.3.7 Saturated operation instructions

<table>
<thead>
<tr>
<th>Target instructions</th>
<th>SATADD, SATSUB, SATSUBI, and SATSUBR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipeline</td>
<td><img src="image" alt="Pipeline Diagram" /></td>
</tr>
<tr>
<td>Description</td>
<td>The pipeline has four stages: the IF, ID, EX, and WB stages.</td>
</tr>
</tbody>
</table>

### C.3.8 Logic operation instructions

<table>
<thead>
<tr>
<th>Target instructions</th>
<th>AND, ANDI, NOT, OR, ORI, TST, XOR, and XORI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipeline</td>
<td><img src="image" alt="Pipeline Diagram" /></td>
</tr>
<tr>
<td>Description</td>
<td>The pipeline has four stages: the IF, ID, EX, and WB stages.</td>
</tr>
</tbody>
</table>
C.3.9 Data manipulation instructions

[Target instructions] BSH, BSW, CMOV, HSH, HSW, SAR, SASF, SETF, SHL, SHR, SXB, SXH, ZXB, and ZXH

[Pipeline]

<table>
<thead>
<tr>
<th>Data manipulation instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Next instruction</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
</tr>
</tbody>
</table>

[Description] The pipeline has four stages: the IF, ID, EX, and WB stages.

C.3.10 Bit search instructions

[Target instructions] SCH0L, SCH0R, SCH1L, and SCH1R

[Pipeline]

<table>
<thead>
<tr>
<th>Bit search instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Next instruction</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
</tr>
</tbody>
</table>

[Description] The pipeline has four stages: the IF, ID, EX, and WB stages.

C.3.11 Divide instructions

[Target instructions] DIV, DIVH, DIVHU, and DIVU

[Pipeline]

(a) DIV and DIVH

<table>
<thead>
<tr>
<th>Divide instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX1</th>
<th>EX2</th>
<th>EX35</th>
<th>EX36</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction 1</td>
<td>IF</td>
<td>(ID)</td>
<td>(ID)</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction 2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(b) DIVU and DIVHU

<table>
<thead>
<tr>
<th>Divide instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX1</th>
<th>EX2</th>
<th>EX34</th>
<th>EX35</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction 1</td>
<td>IF</td>
<td>(ID)</td>
<td>(ID)</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction 2</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[Description] For a DIV or DIVH instruction, the pipeline has 39 stages: IF, ID, EX1 to EX36 (ordinary EX stage), and WB, and for the DIVU and DIVHU instructions, it has 38 stages: IF, ID, EX1 to EX35 (ordinary EX stage), and WB.

Remark If an interrupt occurs during execution of a divide instruction, execution is halted and the interrupt is handled using the start address of this instruction as the return address. After the interrupt has been handled, this instruction is restarted. In such cases, the values prior to execution of this instruction are retained in general-purpose register reg1 and general-purpose register reg2.
C.3.12 High-speed divide instructions

This instruction automatically determines the minimum number of steps required for the operation.

[Target instructions] DIVQ and DIVQU

[Pipeline]

(a) DIVQ

DIVQ instruction

<table>
<thead>
<tr>
<th></th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;N+6&gt;</th>
<th>&lt;N+7&gt;</th>
<th>&lt;N+8&gt;</th>
<th>&lt;N+9&gt;</th>
<th>&lt;N+10&gt;</th>
<th>&lt;N+11&gt;</th>
<th>&lt;N+12&gt;</th>
<th>&lt;N+13&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX1</td>
<td>EX2</td>
<td>EX</td>
<td>EX</td>
<td>EX</td>
<td>EX</td>
<td>ID</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(b) DIVQU

DIVQU instruction

<table>
<thead>
<tr>
<th></th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;N+6&gt;</th>
<th>&lt;N+7&gt;</th>
<th>&lt;N+8&gt;</th>
<th>&lt;N+9&gt;</th>
<th>&lt;N+10&gt;</th>
<th>&lt;N+11&gt;</th>
<th>&lt;N+12&gt;</th>
<th>&lt;N+13&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX1</td>
<td>EX2</td>
<td>EX</td>
<td>EX</td>
<td>EX</td>
<td>EX</td>
<td>ID</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
<tr>
<td>Instruction 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[Description] For the DIVQ instruction, the pipeline has N + 10 stages: IF, ID, EX1 to EX(N + 7), and WB, and for the DIVQU instruction, it has N +9 stages: IF, ID, EX1 to EX(N+6), and WB.

Remark  N = (Number of valid bits of dividend) - (Number of valid bits of divisor)
However, if N is negative, it is assumed that N = 1.

In addition, if an interrupt occurs during execution of a divide instruction, execution is halted and the interrupt is handled using the start address of this instruction as the return address. After the interrupt has been handled, this instruction is restarted. In such cases, the values prior to execution of this instruction are retained in general-purpose register reg1 and general-purpose register reg2.
C.3.13 Branch instructions

(1) Conditional branch instruction (except BR instruction)

[TARGET INSTRUCTIONS] Bcond instruction

[PIPELINE]

(a) When condition has not been met

<table>
<thead>
<tr>
<th>Conditional branch instruction</th>
<th>Next instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
</tr>
</tbody>
</table>

(b) When condition has been met

<table>
<thead>
<tr>
<th>Conditional branch instruction</th>
<th>Next instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
</tr>
</tbody>
</table>

(IF): Invalid instruction fetch

[DESCRIPTION] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. Since the branch destination is set at the ID stage, nothing occurs at the EX stage, MEM stage, or WB stage.

(2) BR instruction and unconditional branch instructions (except JMP instruction)

[TARGET INSTRUCTIONS] BR, JARL, and JR instruction

[PIPELINE]

<table>
<thead>
<tr>
<th>BR instruction, unconditional branch instruction</th>
<th>Next instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
</tr>
</tbody>
</table>

(IF): Invalid instruction fetch

WB*: No operation if JR or BR instruction, but writes back to return PC if JARL instruction.

[DESCRIPTION] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. Since the branch destination is set at the ID stage, nothing occurs at the EX stage, MEM stage, or WB stage. However, in the case of the JARL instruction, a writeback to return PC occurs at the WB stage. Also, the IF is invalid for the instruction after the branch instruction.
(3) JMP instructions

(a) JMP [reg1] instruction

[Pipeline]

<table>
<thead>
<tr>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;5&gt;</th>
<th>&lt;6&gt;</th>
<th>&lt;7&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>(IF)</td>
<td>(IF)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Next instruction</td>
<td>Instruction after next instruction</td>
<td>Branch destination instruction</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(IF): Invalid instruction fetch

[Description] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. Since the branch destination is set at the EX stage, nothing occurs at the MEM stage or WB stage.

(b) JMP dip32 [reg1] instruction

[Pipeline]

<table>
<thead>
<tr>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
<th>&lt;1&gt;</th>
<th>&lt;2&gt;</th>
<th>&lt;3&gt;</th>
<th>&lt;4&gt;</th>
<th>&lt;5&gt;</th>
<th>&lt;6&gt;</th>
<th>&lt;7&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>(IF)</td>
<td>(IF)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Next instruction</td>
<td>Instruction after next instruction</td>
<td>Branch destination instruction</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(IF): Invalid instruction fetch

[Description] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. Since the branch destination is set at the EX stage, nothing occurs at the MEM stage or WB stage.
C.3.14 Bit manipulation instructions

(1) CLR1, NOT1, and SET1 instructions

[Description] The pipeline has seven stages: IF, ID, EX1, MEM, EX2 (ordinary stage), MEM, and WB stages. Since no data is written to registers, nothing occurs at the WB stage. This instruction executes memory access as read-modify-write operations, and requires a total of two clock cycles at the EX stage and two clock cycles at the MEM stage.

(2) TST1 instruction

[Description] The pipeline has seven stages: IF, ID, EX1, MEM, EX2 (ordinary stage), MEM, and WB stages. Since no data is written to registers and there is no second memory access, nothing occurs at the second MEM stage and WB stage. This instruction requires a total of two clock cycles.
C.3.15 Special instructions

(1) CALLT and SYSCALL instruction

[Pipeline] CALLT, SYSCALL instructions

\[
\begin{array}{cccccccc}
\text{IF} & \text{ID} & \text{EX} & \text{MEM} & \text{WB} \\
\text{ID} & \text{EX} & \text{MEM} & \text{WB} \\
\text{IF} & \text{ID} & \text{EX} & \text{MEM} & \text{WB} \\
\end{array}
\]

[Description] The pipeline has seven stages: IF, ID, EX1, MEM, EX2, MEM, and WB stages. Since there is no memory access at the second MEM and WB stages, no data is written to registers, and so nothing occurs.

(2) CAXI instruction

[Pipeline] CAXI instruction

\[
\begin{array}{cccccccc}
\text{IF} & \text{ID} & \text{EX} & \text{MEM} & \text{WB} \\
\text{ID} & \text{EX} & \text{EX2} & \text{MEM} & \text{WB} \\
\text{ID} & \text{EX} & \text{WB} \\
\text{IF} & \text{(ID)} & \text{(ID)} & \text{(ID)} & \text{ID} & \text{EX} & \text{MEM} & \text{WB} \\
\end{array}
\]

[Description] The pipeline has eight stages: IF, ID, EX1, MEM, EX2, EX3, MEM, and WB stages.

(3) CTRET, EIRET, FERET, FETRAP, RETI, RIE, and TRAP instructions

[Pipeline] Instruction Note

<table>
<thead>
<tr>
<th>Instruction after next instruction</th>
<th>Instruction after next instruction</th>
<th>Branch destination instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>(IF)</td>
<td>IF ID EX MEM WB</td>
</tr>
<tr>
<td>IF</td>
<td>(IF)</td>
<td>IF ID EX MEM WB</td>
</tr>
</tbody>
</table>

(IF): Invalid instruction fetch

**Note** CTRET, EIRET, FERET, FETRAP, RETI, RIE, and TRAP instructions

[Description] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. The branch destination is determined at the EX stage, and nothing occurs at the MEM stage and WB stage.
(4) DI, EI, and LDSR instructions

[Pipeline]

<table>
<thead>
<tr>
<th>Instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>EI, DI</td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>WB</td>
<td></td>
</tr>
</tbody>
</table>

[Description] The pipeline has four stages: IF, ID, EX, and WB stages. However, there is no memory access at the WB stage, so no data is written to registers and nothing occurs.

(5) DISPOSE instruction

[Pipeline] (a) No branch

<table>
<thead>
<tr>
<th>Instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
</tbody>
</table>

(b) Branch

<table>
<thead>
<tr>
<th>Instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
</tr>
</tbody>
</table>

Remark n is the number of registers specified by the register list (list12).

[Description] The pipeline has "n + 5" stages: IF, ID, EX, MEM (n + 1 time), and WB stages (n: register list number). The MEM stage requires n + 1 cycles.

(6) HALT instruction

[Pipeline] Halt instruction

<table>
<thead>
<tr>
<th>Instruction</th>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
</table>

[Description] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. Since there is no memory access or writing of data to registers, nothing occurs at the MEM stage and WB stage. Also, the ID stage is delayed at the next instruction until HALT mode is cleared.
(7) NOP instruction

[Pipeline]

NOP instruction

<table>
<thead>
<tr>
<th>1&lt;sup&gt;st&lt;/sup&gt;</th>
<th>2&lt;sup&gt;nd&lt;/sup&gt;</th>
<th>3&lt;sup&gt;rd&lt;/sup&gt;</th>
<th>4&lt;sup&gt;th&lt;/sup&gt;</th>
<th>5&lt;sup&gt;th&lt;/sup&gt;</th>
<th>6&lt;sup&gt;th&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
</tr>
<tr>
<td>Next instruction</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

IF | ID | EX | MEM | WB |

[Description] The pipeline has five stages: IF, ID, EX, MEM, and WB stages. However, since no operations, memory access, or writing of data to registers is performed, nothing occurs at the EX stage, MEM stage, and WB stage.

(8) PREPARE instruction

[Pipeline]

<table>
<thead>
<tr>
<th>1&lt;sup&gt;st&lt;/sup&gt;</th>
<th>2&lt;sup&gt;nd&lt;/sup&gt;</th>
<th>3&lt;sup&gt;rd&lt;/sup&gt;</th>
<th>4&lt;sup&gt;th&lt;/sup&gt;</th>
<th>5&lt;sup&gt;th&lt;/sup&gt;</th>
<th>6&lt;sup&gt;th&lt;/sup&gt;</th>
<th>7&lt;sup&gt;th&lt;/sup&gt;</th>
<th>8&lt;sup&gt;th&lt;/sup&gt;</th>
<th>9&lt;sup&gt;th&lt;/sup&gt;</th>
<th>10&lt;sup&gt;th&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>Next instruction</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
</tr>
</tbody>
</table>

[Description] The pipeline has "n + 5" stages: IF, ID, EX, MEM (n + 1 time), and WB stages (n: register list number). The MEM stage requires n + 1 cycles. However, since no data is written to registers at the WB stage, nothing occurs.

Remark n is the number of registers specified in the register list (list12).

(9) STSR instruction

[Pipeline]

<table>
<thead>
<tr>
<th>1&lt;sup&gt;st&lt;/sup&gt;</th>
<th>2&lt;sup&gt;nd&lt;/sup&gt;</th>
<th>3&lt;sup&gt;rd&lt;/sup&gt;</th>
<th>4&lt;sup&gt;th&lt;/sup&gt;</th>
<th>5&lt;sup&gt;th&lt;/sup&gt;</th>
<th>6&lt;sup&gt;th&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Next instruction</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

IF | ID | EX | MEM | WB |

[Description] The pipeline has four stages: IF, ID, EX, and WB stages. If an STSR instruction that uses the same register is placed immediately after the LDSR instruction, a wait for data alignment will occur.
(10) SWITCH instruction

[Pipeline]

```
<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>ID</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td>IF</td>
</tr>
</tbody>
</table>
```

(IF): Invalid instruction fetch

[Description] The pipeline has seven stages: IF, ID, EX1 (ordinary EX stage), MEM, EX2, MEM, and WB stages. However, there is no memory access or writing of data to registers at the second MEM and WB stages, so nothing occurs.

(11) Synchronization instructions

[Target instructions] SYNCM and SYNCP

[Pipeline]

```
<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>(ID)</td>
<td>(ID)</td>
<td>(ID)</td>
<td>ID</td>
<td>EX</td>
<td>WB</td>
<td>IF</td>
<td>(ID)</td>
<td>(ID)</td>
<td>ID</td>
<td>EX</td>
</tr>
</tbody>
</table>
```

Note n is an undefined value.

[Description] The synchronization instructions are not issued until processing of all instructions held pending by the CPU has been completed. Since no data is written to registers at the WB stage, nothing occurs.
### D.1 Difference Between V850E2 and V850E2M

<table>
<thead>
<tr>
<th>Item (including operands)</th>
<th>V850E2S</th>
<th>V850E2M</th>
<th>V850E2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Instructions</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADF cccc, reg1, reg2, reg3</td>
<td>Provided</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HSH reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JARL disp32, reg1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP disp32, [reg1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JR disp32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAC reg1, reg2, reg3, reg4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MACU reg1, reg2, reg3, reg4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAR reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SATADD reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SATSUB reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBF cccc, reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCH0L reg1, reg2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCH0R reg1, reg2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCH1L reg1, reg2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCH1R reg1, reg2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHL reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHR reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAXI [reg1], reg2, reg3</td>
<td>Provided</td>
<td></td>
<td>Not provided</td>
</tr>
<tr>
<td>DIVQ reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVQU reg1, reg2, reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EIRET</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FERET</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FETRAP vector4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RIE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNCM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNCP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNCE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYSCALL vector8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.B disp23 [reg1] . reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.BU disp23 [reg1] . reg4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.H disp23 [reg1] . reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.HU disp23 [reg1] . reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD.W disp23 [reg1] . reg3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST.B reg3, disp23 [reg1]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST.H reg3, disp23 [reg2]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST.W reg3, disp23 [reg3]</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Differences Between V850E2S CPU and Other CPUs

<table>
<thead>
<tr>
<th>Item</th>
<th>V850E2S</th>
<th>V850E2M</th>
<th>V850E2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instructions (including operands)</td>
<td>Floating to point operation exception</td>
<td>Not provided</td>
<td>Provided</td>
</tr>
<tr>
<td>Number of instruction execution clocks</td>
<td>Varies among certain instructions.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Program area</td>
<td>64 MB</td>
<td>4 GB&lt;sup&gt;Note 2&lt;/sup&gt;</td>
<td>512 MB</td>
</tr>
<tr>
<td>Valid bits in program counter (PC)</td>
<td>32 bits&lt;sup&gt;Note 1&lt;/sup&gt;</td>
<td>32 bits&lt;sup&gt;Note 2&lt;/sup&gt;</td>
<td>Lower 29 bits</td>
</tr>
<tr>
<td>Data area</td>
<td>64 MB</td>
<td>4 GB</td>
<td></td>
</tr>
<tr>
<td>System register bank</td>
<td>Provided</td>
<td>Not provided</td>
<td></td>
</tr>
<tr>
<td>Main bank</td>
<td>Provided</td>
<td>Provided&lt;sup&gt;Note 3&lt;/sup&gt;</td>
<td></td>
</tr>
<tr>
<td>PSW</td>
<td>Functions differ.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ECR</td>
<td>Provided (use is generally prohibited)</td>
<td>Provided</td>
<td></td>
</tr>
<tr>
<td>EIWR</td>
<td>Provided</td>
<td>Not Provided</td>
<td></td>
</tr>
<tr>
<td>FEWR</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EICC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FEIC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BSEL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCCFG</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCBP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exception handler address switching function bank 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Exception handler address switching function bank 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPU violation bank</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MPU setting bank</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software paging bank</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPU status bank</td>
<td>Not Provided</td>
<td>Provided</td>
<td>Not Provided</td>
</tr>
<tr>
<td>FPEC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>User 0 bank</td>
<td>Provided</td>
<td>Not Provided</td>
<td></td>
</tr>
</tbody>
</table>

**Notes**

1. Instruction addressing range is a 64 MB. A value resulting from a sign-extension of bit 25 of EIPC is automatically set to bits 31 to 26.
2. For a CPU whose instruction addressing range is limited by the product specification to 512 MB, a value resulting from a sign extension of bit 28 of EIPC is automatically set to bits 31 to 29.
3. Bank configuration is not employed and only system registers equivalent to the main bank are available.
## DIFFERENCES BETWEEN V850E2S CPU AND OTHER CPUS

<table>
<thead>
<tr>
<th>Item</th>
<th>V850E2S</th>
<th>V850E2M</th>
<th>V850E2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor protection function</td>
<td>Functions differ</td>
<td>Not provided</td>
<td></td>
</tr>
<tr>
<td>Exceptions</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE level non-maskable exception</td>
<td>FENMI</td>
<td></td>
<td>NMI2&lt;sup&gt;Note&lt;/sup&gt;</td>
</tr>
<tr>
<td>FE level maskable exception</td>
<td>FEINT</td>
<td></td>
<td>NMIO, NMI1&lt;sup&gt;Note&lt;/sup&gt;</td>
</tr>
<tr>
<td>EI level maskable exception</td>
<td>INT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory protection exception</td>
<td>Provided (30H)</td>
<td>Not provided</td>
<td></td>
</tr>
<tr>
<td>Floating to point operation exception</td>
<td>Not provided</td>
<td>Provided (70H)</td>
<td>Not provided</td>
</tr>
<tr>
<td>Return from FE level exception</td>
<td>FERET</td>
<td></td>
<td>RETI</td>
</tr>
<tr>
<td>Return from EI level exception</td>
<td>EIRET</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Checking and cancelling exception</td>
<td>Provided</td>
<td>Not provided</td>
<td></td>
</tr>
<tr>
<td>Execution of undefined opcodes</td>
<td>Reserved instruction exception</td>
<td>FE level exception (30H)</td>
<td>Illegal instruction exception</td>
</tr>
<tr>
<td>Operation mode</td>
<td>Misaligned access enable setting</td>
<td>Always enabled</td>
<td>Can be set as enabled or disabled</td>
</tr>
<tr>
<td>Pipeline</td>
<td>5 stages</td>
<td>7 stages</td>
<td></td>
</tr>
<tr>
<td>Debug functions</td>
<td>Functions differ.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note** Some specifications such as exception handler addresses and exception code are different.
### APPENDIX E INSTRUCTION INDEX

#### E.1 Basic Instructions

<table>
<thead>
<tr>
<th>Letter</th>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>ADD</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td>ADDI</td>
<td>66</td>
</tr>
<tr>
<td></td>
<td>ADF</td>
<td>67</td>
</tr>
<tr>
<td></td>
<td>AND</td>
<td>68</td>
</tr>
<tr>
<td></td>
<td>ANDI</td>
<td>69</td>
</tr>
<tr>
<td>B</td>
<td>Bcond</td>
<td>70</td>
</tr>
<tr>
<td></td>
<td>BSH</td>
<td>72</td>
</tr>
<tr>
<td></td>
<td>BSW</td>
<td>73</td>
</tr>
<tr>
<td>C</td>
<td>CALLT</td>
<td>74</td>
</tr>
<tr>
<td></td>
<td>CAXI</td>
<td>75</td>
</tr>
<tr>
<td></td>
<td>CLR1</td>
<td>76</td>
</tr>
<tr>
<td></td>
<td>CMOV</td>
<td>78</td>
</tr>
<tr>
<td></td>
<td>CMP</td>
<td>80</td>
</tr>
<tr>
<td></td>
<td>CTRET</td>
<td>81</td>
</tr>
<tr>
<td>D</td>
<td>DI</td>
<td>82</td>
</tr>
<tr>
<td></td>
<td>DISPOSE</td>
<td>83</td>
</tr>
<tr>
<td></td>
<td>DIV</td>
<td>85</td>
</tr>
<tr>
<td></td>
<td>DIVH</td>
<td>86</td>
</tr>
<tr>
<td></td>
<td>DIVHU</td>
<td>88</td>
</tr>
<tr>
<td></td>
<td>DIVQ</td>
<td>89</td>
</tr>
<tr>
<td></td>
<td>DIVQU</td>
<td>90</td>
</tr>
<tr>
<td></td>
<td>DIVU</td>
<td>91</td>
</tr>
<tr>
<td>E</td>
<td>EI</td>
<td>92</td>
</tr>
<tr>
<td></td>
<td>EIRET</td>
<td>93</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Letter</th>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>FERET</td>
<td>94</td>
</tr>
<tr>
<td></td>
<td>FETRAP</td>
<td>95</td>
</tr>
<tr>
<td></td>
<td>NOT</td>
<td>119</td>
</tr>
<tr>
<td></td>
<td>NOT1</td>
<td>120</td>
</tr>
<tr>
<td>H</td>
<td>HALT</td>
<td>96</td>
</tr>
<tr>
<td></td>
<td>HSH</td>
<td>97</td>
</tr>
<tr>
<td></td>
<td>HSW</td>
<td>98</td>
</tr>
<tr>
<td>J</td>
<td>JARL</td>
<td>99</td>
</tr>
<tr>
<td></td>
<td>JMP</td>
<td>101</td>
</tr>
<tr>
<td></td>
<td>JR</td>
<td>102</td>
</tr>
<tr>
<td>L</td>
<td>LD.B</td>
<td>103</td>
</tr>
<tr>
<td></td>
<td>LD.BU</td>
<td>104</td>
</tr>
<tr>
<td></td>
<td>LD.H</td>
<td>105</td>
</tr>
<tr>
<td></td>
<td>LD.HU</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>LD.W</td>
<td>107</td>
</tr>
<tr>
<td></td>
<td>LDSR</td>
<td>108</td>
</tr>
<tr>
<td>M</td>
<td>MAC</td>
<td>109</td>
</tr>
<tr>
<td></td>
<td>MACU</td>
<td>110</td>
</tr>
<tr>
<td></td>
<td>MOVEA</td>
<td>112</td>
</tr>
<tr>
<td></td>
<td>MOVHI</td>
<td>113</td>
</tr>
<tr>
<td></td>
<td>MUL</td>
<td>114</td>
</tr>
<tr>
<td></td>
<td>MULH</td>
<td>115</td>
</tr>
<tr>
<td></td>
<td>MULHI</td>
<td>116</td>
</tr>
<tr>
<td></td>
<td>MULU</td>
<td>117</td>
</tr>
<tr>
<td>N</td>
<td>NOP</td>
<td>118</td>
</tr>
<tr>
<td></td>
<td>NOT1</td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>ORI</td>
<td>123</td>
</tr>
<tr>
<td></td>
<td>PREPARE</td>
<td>124</td>
</tr>
<tr>
<td></td>
<td>RETI</td>
<td>126</td>
</tr>
<tr>
<td>P</td>
<td>RIE</td>
<td>128</td>
</tr>
<tr>
<td></td>
<td>SWITCH</td>
<td>164</td>
</tr>
<tr>
<td></td>
<td>SBF</td>
<td>137</td>
</tr>
<tr>
<td></td>
<td>SCH0L</td>
<td>138</td>
</tr>
<tr>
<td></td>
<td>SCH0R</td>
<td>139</td>
</tr>
<tr>
<td></td>
<td>SCH1L</td>
<td>140</td>
</tr>
<tr>
<td></td>
<td>SCH1R</td>
<td>141</td>
</tr>
<tr>
<td></td>
<td>SET1</td>
<td>142</td>
</tr>
<tr>
<td></td>
<td>SETF</td>
<td>144</td>
</tr>
<tr>
<td></td>
<td>SHE</td>
<td>146</td>
</tr>
<tr>
<td></td>
<td>SHR</td>
<td>148</td>
</tr>
<tr>
<td>R</td>
<td>RETI</td>
<td>126</td>
</tr>
<tr>
<td></td>
<td>RIE</td>
<td>128</td>
</tr>
<tr>
<td>S</td>
<td>SAR</td>
<td>129</td>
</tr>
<tr>
<td></td>
<td>SASF</td>
<td>131</td>
</tr>
<tr>
<td></td>
<td>SATADD</td>
<td>132</td>
</tr>
<tr>
<td></td>
<td>SYNEC</td>
<td>167</td>
</tr>
<tr>
<td></td>
<td>SYNCPM</td>
<td>168</td>
</tr>
<tr>
<td></td>
<td>SYNCPR</td>
<td>169</td>
</tr>
<tr>
<td></td>
<td>SYSCALL</td>
<td>170</td>
</tr>
<tr>
<td>T</td>
<td>TRAP</td>
<td>172</td>
</tr>
<tr>
<td></td>
<td>TST</td>
<td>173</td>
</tr>
<tr>
<td>U</td>
<td>TST1</td>
<td>174</td>
</tr>
<tr>
<td>X</td>
<td>XOR</td>
<td>175</td>
</tr>
<tr>
<td></td>
<td>XORI</td>
<td>176</td>
</tr>
<tr>
<td></td>
<td>ZXBA</td>
<td>177</td>
</tr>
<tr>
<td></td>
<td>ZXHB</td>
<td>178</td>
</tr>
</tbody>
</table>

**Page numbers**
- ADD: 65
- ADDI: 66
- ADF: 67
- AND: 68
- ANDI: 69
- Bcond: 70
- BSH: 72
- BSW: 73
- CALLT: 74
- CAXI: 75
- CLR1: 76
- CMOV: 78
- CMP: 80
- CTRET: 81
- DI: 82
- DISPOSE: 83
- DIV: 85
- DIVH: 86
- DIVHU: 88
- DIVQ: 89
- DIVQU: 90
- DIVU: 91
- EI: 92
- EIRET: 93
- FERET: 94
- FETRAP: 95
- NOT: 119
- NOT1: 120
- HALT: 96
- HSH: 97
- HSW: 98
- JARL: 99
- JMP: 101
- JR: 102
- LD.B: 103
- LD.BU: 104
- LD.H: 105
- LD.HU: 106
- LD.W: 107
- LDSR: 108
- MAC: 109
- MACU: 110
- MOVEA: 112
- MOVHI: 113
- MUL: 114
- MULH: 115
- MULHI: 116
- MULU: 117
- NOP: 118
- OR: 122
- ORI: 123
- PREPARE: 124
- RETI: 126
- RIE: 128
- SBF: 137
- SCH0L: 138
- SCH0R: 139
- SCH1L: 140
- SCH1R: 141
- SET1: 142
- SETF: 144
- SHE: 146
- SHR: 148
- SLD.B: 150
- SLD.H: 152
- SLD.W: 154
- ST.B: 155
- ST.W: 158
- STSR: 161
- SUB: 162
- SUBR: 163
- SWITCH: 164
- SXB: 165
- SXH: 166
- SYNEC: 167
- SYNCP: 168
- SYNCPR: 169
- SYSCALL: 170
- TRAP: 172
- TST: 173
- TST1: 174
- XOR: 175
- XORI: 176
- ZXBA: 177
- ZXHB: 178
<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.01</td>
<td>Dec 26, 2011</td>
<td>— First Edition issued</td>
</tr>
<tr>
<td>1.00</td>
<td>May 29, 2014</td>
<td>Throughout Changed symbols of EI level software exception, Reserved instruction exception, FE level software exception and System call exception</td>
</tr>
</tbody>
</table>

### PART 2 CHAPTER 2 REGISTER SET

- Page 25 to 26: 2.3.4 PSW, changed the Note, register figure and table
- Page 33: Table 2-3. System Register Bank, changed

### PART 3 CHAPTER 5 SYSTEM REGISTER PROTECTION

- Page 225: Changed the description

### PART 3 CHAPTER 6 MEMORY PROTECTION

- Page 233: 6.1.1 PANL, changed

### APPENDIX C PIPELINES

- Page 267: C.3.3 (2) Word data multiply instruction - (b) and (c), changed
- Page 268: C.3.4 Multiply-accumulate instructions - (b) to (e), changed
- Page 277: C.3.15 (8) PREPARE instruction, changed
- Page 278: C.3.15 (11) Synchronization instructions, changed