RL78 Family

RL78 Hardware CRC functions

Introduction
Many applications need to check the integrity of a code image or data communication stream by using a CRC function to verify data errors have not occurred. Most RL78 MCUs have a built-in Hardware CRC function that can be used for this purpose.

Target Device
RL78 MCUs having the S-2 or S-3 CPU core. The RL78 S-1 core (such as on RL78/G10) does not have the built-in HW CRC functions. However, any RL78 with S-1 CPU core can utilize Software CRC functions to emulate the RL78 High Speed and General-purpose CRC functions.

Contents
1. Overview ........................................................................................................................................3
   1.1 RL78 High Speed Hardware CRC Function .............................................................................3
   1.2 RL78 General Purpose (“Low Speed”) Hardware CRC Function ...........................................3
2. Software Environment ..................................................................................................................4
3. Application Note CRC functions implemented..............................................................................4
   3.1 Operating the RL78 High Speed HW CRC function ...............................................................4
   3.2 Operating the RL78 General Purpose (“Low Speed”) HW CRC function ..............................5
4. Windows-based CRC calculation Software utility (TestCRC).....................................................5
   4.1 Operating Windows based TestCRC ......................................................................................6
   4.2 Running “TestCRC Low Speed CRC (LSB)” Mode ..............................................................6
   4.3 Running “TestCRC High Speed CRC (MSB)” Mode .............................................................6
   4.4 Running “Low Speed As High Speed” Mode: .......................................................................6
5. Operating the RL78 Sample Projects ..........................................................................................6
   5.1 Running the application note sample code projects as-is .......................................................7
   5.2 Implementing the CRC code example in User Code projects ................................................7
6. Using IAR EWRL78 sample software project ...........................................................................7
   6.1 Linker settings for High Speed Hardware CRC use (EWRL78) ..............................................7
   6.2 Linker settings for General Purpose Hardware CRC use (EWRL78) ....................................8
   6.3 Settings for both High Speed CRC and General Purpose CRC use (EWRL78) ....................9
7. Using e2studio with IAR compiler sample software project ........................................................9
   7.1 Linker settings for High Speed Hardware CRC (e2studio/IAR) ...............................................9
   7.2 Linker settings for General Purpose Hardware CRC (e2studio/IAR) ......................................10
   7.3 Settings for both High Speed CRC and General Purpose CRC use (e2studio/IAR) ............11
8. Using e2studio with CCRL compiler sample software project..........................13
  8.1 Settings for both High Speed Hardware and General Purpose CRC (e2studio/CCRL) ..... 13
  8.2 Converter CRC Operation settings for High Speed Hardware CRC (e2studio/CCRL) ...... 15
  8.3 Converter CRC Operation settings for General Purpose Hardware CRC (e2studio/CCRL)
      .............................................................................................................................. 15

9. Hardware platform used for RL78 CRC sample Software program .......................16
1. Overview

Users often want to check for run-time integrity of code images or data communication packets by using the built-in RL78 CRC functions in hardware. Specific examples include:

- When checking existing Code Flash image for errors on each MCU Power-ON RESET sequence
- When checking new Code flash blocks after they are received during a Boot loader sequence
- When checking for communication channel errors – especially when transmitted over an RF link, such as Wi-Fi or Blue-Tooth network.

The RL78 has two built-in CRC Hardware calculation functions; (1) High Speed CRC, and (2) General Purpose CRC, also referred to as “Low-speed” CRC function. It is also sometimes desirable to emulate the RL78 Hardware CRC functions in Software, to perform a run-time cross-check, or if implementing CRC calculations in another MCU system not having RL78 Hardware CRC function.

This application note Software project implements CRC calculation methods described in sections 1.1, and 1.2 using built-in RL78 CRC Hardware functions.

1.1 RL78 High Speed Hardware CRC Function

The RL78 High Speed Hardware CRC function is designed to be used on the Code Flash space only. The High Speed CRC operates in HALT mode, after copying 2 machine-level instruction (HALT and RETURN) into RAM memory and calling a function to that code in RAM. The execution time is one CPU/SYSTEM cycle per 4-Byte code flash Word. (for example, execution time is 512 uSEC @32 MHz with 64-KB flash memory size). Since the High Speed CRC function is run during HALT mode, it can’t be run concurrently with Application code, and must complete operation before any User code operation can be resumed.

The High Speed Hardware CRC uses the CCITT-16 polynomial of 0x11021, and operates on MSB first order from bit 31 to bit 0. That means the input is NOT bit-reversed. The High Speed Hardware CRC output is a 16-bit result, also NOT bit-reversed. Since the memory architecture is “little-endian” the input of 4 code flash bytes is byte3, byte2, byte1, and byte0, where byte3 is the highest order (MSB) byte in the code flash word. Also the CRC result is in low byte, then high byte order in the CRC.

When using the RL78 High Speed HW CRC, a compiler/linker-generated 16-bit CRC would normally be stored at the end code space being checked, usually in the last 4bytes not included in High Speed HW CRC checking range, then referenced and compared with results of the High Speed HW CRC value to see if they match.

1.2 RL78 General Purpose ("Low Speed") Hardware CRC Function

The RL78 General Purpose Hardware CRC function can be used on any range of code memory or data space, including data Flash and RAM. In fact, the General Purpose Hardware CRC can calculate CRC on a non-contiguous range of data values, one byte at a time. The General Purpose Hardware CRC function operates in CPU RUN mode, and takes at least 2 CPU cycles per each data byte, not counting any User indexing code to point to the next byte. Since the General Purpose Hardware CRC function works with CPU RUN mode it can be multiplexed with Application code. The General Purpose HW CRC result is available after each byte is fed into the CRC input register.

The General Purpose Hardware CRC also uses the CCITT-16 polynomial of 0x11021, but operates on LSB first order from bit 0 to bit 7. That means the input IS bit-reversed. The General Purpose Hardware CRC 16bit output result is also bit-reversed.

Therefore the General Purpose Hardware CRC function will NOT generate the same CRC result, even if run on the same code flash space as the High Speed CRC function. However, the General Purpose Hardware CRC and software can be used to emulate the High-speed Hardware CRC by doing the following:

(a) Inputting 4byte sizes on N x 16KB (minus last 4 bytes) block sizes, N = 1 to 32
(b) Input bytes to General Purpose Hardware CRC are bit-reversed and byte-reversed per each 4-byte input
(c) The 16bit General Purpose Hardware CRC result should be bit-reversed.

This application note sample Software does NOT include this emulation software, but the included Windows TestCRC utility does.
2. Software Environment

The sample Software accompanying this application note contains 3 different SW projects, using the SW environment as follows:

<table>
<thead>
<tr>
<th>SW Project</th>
<th>IDE</th>
<th>RL78 Compiler</th>
<th>Compiler Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware_CRC_G13_EWRL78</td>
<td>IAR EWRL78</td>
<td>IAR ICCRL78</td>
<td>v2.21</td>
</tr>
<tr>
<td>Hardware_CRC_G13_e2s_ICCRL78</td>
<td>Renesas e2studio</td>
<td>IAR ICCRL78</td>
<td>v1.03</td>
</tr>
<tr>
<td>Hardware_CRC_G13_e2s_CCRL</td>
<td>Renesas e2studio</td>
<td>CCRL</td>
<td>v1.03</td>
</tr>
</tbody>
</table>

Table 1: Sample Software projects versus environment

3. Application Note CRC functions implemented

Table 2 summarizes the two different Hardware CRC functions implemented in this application note Software project. Of course RL78 CRC Hardware functions are called by User software.

<table>
<thead>
<tr>
<th>CRC type:</th>
<th>Function Call</th>
<th>Data Input Size</th>
<th>Address range</th>
<th>Input Data Bit Order</th>
<th>Output Data Bit Order</th>
</tr>
</thead>
<tbody>
<tr>
<td>RL78 HIGH SPEED (Background) CRC</td>
<td>r_crc_fast_hardware(...)</td>
<td>32 bit</td>
<td>Code Flash Only: 000000H to N (*1) x 16KB - last 4 bytes</td>
<td>MSB first</td>
<td>Normal</td>
</tr>
<tr>
<td>RL78 General Purpose CRC</td>
<td>r_crc_general_hardware(...)</td>
<td>8 bit</td>
<td>Any data bytes</td>
<td>LSB first *2</td>
<td>Reversed *2</td>
</tr>
</tbody>
</table>

Note *1: N = 1 (16KB) to 32 (512KB)
Note *2: General Purpose HW CRC bit reversal on input and output performed automatically

Table 2: Available Sample Software CRC functions implemented

3.1 Operating the RL78 High Speed HW CRC function

The RL78 High Speed HW CRC function requires 13 bytes of instruction code be written to RAM memory space (HALT, RETURN, and 10 bytes of NOPs). Then all interrupts are Disabled globally, the Flash Memory CRC Control Register (CRC0CTL) is set, and the RAM code is called as a function. The High Speed HW CRC calculation result is available after approximately 4096 CPU clock cycles per 16KB code space size.

The memory size checked by the High Speed CRC function is controlled by CRC0CTL register, always starts at address 000000H, and ends at an integer number of 16KB code blocks – 4 bytes.

CRC0CTL register:

<table>
<thead>
<tr>
<th>CRC0EN</th>
<th>FEA5</th>
<th>FEA4</th>
<th>FEA3</th>
<th>FEA2</th>
<th>FEA1</th>
<th>FEA0</th>
</tr>
</thead>
</table>
### Table 3: CRC0CTL settings per Code flash memory size

<table>
<thead>
<tr>
<th>FEA5 FEA4</th>
<th>FEA3 FEA2</th>
<th>FEA1 FEA0</th>
<th>High-speed CRC operation range</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0 0</td>
<td>00000H to 03FFBH (16 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 0 0 1 0</td>
<td>00000H to 07FFBH (32 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 0 1 0 0</td>
<td>00000H to 08FFBH (48 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0 0 1 1 0</td>
<td>00000H to 0FFFBH (64 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 1 0 0 0 0</td>
<td>00000H to 13FFBH (80 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 1 0 1 0 1</td>
<td>00000H to 17FFBH (96 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 1 1 0 0 0</td>
<td>00000H to 18FFBH (112 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 1 1 0 1 1</td>
<td>00000H to 1FFFBH (128 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 0 0 0 0 0</td>
<td>00000H to 23FFBH (144 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 0 0 0 1 0</td>
<td>00000H to 27FFBH (160 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 0 1 0 0 0</td>
<td>00000H to 2BFFBH (176 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 0 1 0 1 1</td>
<td>00000H to 30FFBH (192 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 1 0 0 0 0</td>
<td>00000H to 35FFBH (208 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 1 0 1 0 0</td>
<td>00000H to 37FFBH (224 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 1 1 0 0 0</td>
<td>00000H to 38FFBH (240 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 1 1 1 0 0</td>
<td>00000H to 3FFFFH (256 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 0 0 0 0</td>
<td>00000H to 3FFFFH (256 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 0 0 1 0</td>
<td>00000H to 47FFBH (288 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 0 1 0 0</td>
<td>00000H to 4BFFBH (304 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 0 1 0 0 0</td>
<td>00000H to 4FFFFH (320 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 0 0 0 0</td>
<td>00000H to 53FFBH (336 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 0 0 1 0</td>
<td>00000H to 57FFBH (352 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 1 0 0 0</td>
<td>00000H to 58FFBH (368 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1 1 1 0 0</td>
<td>00000H to 5FFFBH (384 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 0 0 0 0 0</td>
<td>00000H to 63FFBH (400 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 0 0 0 1 0</td>
<td>00000H to 67FFBH (416 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 0 1 0 0 0</td>
<td>00000H to 68FFBH (432 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 0 1 0 1 0</td>
<td>00000H to 6FFFH (448 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 1 0 0 0 0</td>
<td>00000H to 73FFBH (464 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 1 0 0 1 0</td>
<td>00000H to 77FFBH (480 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 1 0 1 0 0</td>
<td>00000H to 78FFBH (496 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 1 1 0 0 0</td>
<td>00000H to 7FFFFH (512 Kbytes - 4 bytes)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Allowed CRC0CTL settings of FEA0-FEA5 bits for RL78 MCUs depend on the actual Code flash size of the individual RL78 device used.

When the RL78 On-Chip-Debug (OCD) is used, there is additional debug code inserted at code flash address locations 00002H-00003H (2 bytes), 000CEH-000D7H (10 bytes), and monitor code into the last 256 to 768 bytes of code flash. Since this debug code is inserted by the debugger after the compiler/linker has calculated the CRC/checksum, running the High Speed CRC Hardware function during a debug session will never yield matching results compared to the linker-generated CRC. Therefore when testing the High Speed CRC function, it should be done with the RL78 MCU in stand-alone mode with the debugger turned off. Stand-alone RL78 MCU mode can be achieved by using Renesas Flash Programmer (RFP) to flash a release code image.

#### 3.2 Operating the RL78 General Purpose (“Low Speed”) HW CRC function

It is possible to run the RL78 General Purpose HW CRC function on a portion of code flash image during an RL78 On-Chip-Debug (OCD) session provided:

1. The debug code areas are not included, addresses 00002H-00003H (2 bytes), 000CEH-000D7H (10 bytes), and debug monitor code (last 256-768 bytes of code flash)
2. There are no breakpoints inserted in the code space being CRC checked

Then, the compiler/linker-generated 16bit CRC value can correctly match the General Purpose Hardware CRC runtime value.

#### 4. Windows-based CRC calculation Software utility (TestCRC)

This application note includes a Windows-based CRC calculation Software utility written in Microsoft Visual Studio. This utility is a stand-alone executable that calculates 3 different CRC functions corresponding to the RL78 CRC
functions implemented by the application code Sample project. It provides an independent means of verifying a 16bit CRC result obtained in the run-time RL78 Sample Software project.

4.1 Operating Windows based TestCRC:

The included Windows based TestCRC utility can be used to verify the results of the RL78 compiler, linker-generated CRC/checksum value or to verify the RL78 Hardware CRC function result. This utility operates on .bin, .hex, or .mot files, but only on code flash memory space and must be contiguous memory space. To run TestCRC, just launch the TestCRC.exe application. The Windows based TestCRC has 3 different CRC generation settings:

1. **Low Speed CRC (LSB) mode**, which duplicates the CRC/checksum result of the RL78 General Purpose CRC Hardware function.

2. **High Speed CRC (MSB) mode**, which duplicates the CRC/checksum result of the RL78 HIGH SPEED CRC Hardware function.

3. **Low Speed As High Speed** mode which internally inputs single bytes, bit-reversing each byte, and byte reversing each 4-byte input to emulate the RL78 High Speed Hardware function.

![Figure 1: TestCRC GUI Interface in Windows](image)

4.2 Running “TestCRC Low Speed CRC (LSB)” Mode

Normally, the initial CRC value would be set to 0x0000. The Start and End address values can be any valid address and must be within the code flash address space found in the target .bin, .hex or .mot file. Also, the End address must be greater or equal to the Start address. Normally, the “End of File Contains CRC” setting should remain unchecked.

4.3 Running “TestCRC High Speed CRC (MSB)” Mode

Normally, the initial CRC value would be set to 0x0000. To match the RL78 High Speed Hardware CRC function, the Start address must always be 0x00000 and the End address must match the RL78 HS Hardware CRC CRC0CTL register setting to have a valid match. Of course, the Start/End address range must be within the code flash address space found in the target .bin, .hex or .mot file. The “End of File Contains CRC” setting must remain unchecked.

4.4 Running “Low Speed As High Speed” Mode:

This is an optional mode where the setting requirements would normally be the same as the TestCRC High Speed CRC (MSB) mode. It would be used to verify a combination of SW used with General Purpose CRC function to emulate High Speed Hardware CRC function.

5. Operating the RL78 Sample Projects

This application note sample code implements the High Speed and General Purpose RL78 CRC Hardware functions outlined in Section 1 and Section 3, Table 1, with 3 different Software sample projects listed in Section 2, Environment. To run the sample projects as a demonstration on RSKRL78G13 (with R5F100LE device), select either the RL78 High Speed Hardware CRC result or General purpose Hardware CRC result. The sample software is set up to simply
5.1 Running the application note sample code projects as-is

Select either High Speed or General Purpose CRC function call

1. High Speed CRC: address range 00000H to 03FFBH, in stand-alone MCU operation only, with linker-generated 16-bit CRC stored at address 03FFEH
   - To set main.c for High Speed Hardware CRC test:
     - Include the line for #ifndef:
       #define HI_SPEED_CRC_TEST
   - General Purpose CRC: address range 000D8H to 03FFB, in stand-alone MCU operation or during a debug session (provided target address range is not being modified by debug code), with linker-generated 16-bit CRC stored at address 03FFEH
   - To set main.c for General Purpose Hardware CRC test
     - Comment out the line for #ifndef:
       //#define HI_SPEED_CRC_TEST

Application Note Sections 6, 7, and 8 show how to modify the linker settings for High Speed CRC or General Purpose CRC, and how to set the desired CRC memory range being checked.

5.2 Implementing the CRC code example in User Code projects

To utilize the sample CRC code in another User Software project, the following must be done:

- Include any Hardware specific header files (similar to BSP_RSKRL78G13.h) that specify memory “RANGE” (if needed for High Speed CRC) and any port pin identification for LED annunciators (if needed). If the target RL78 MCU has a memory range larger than 64KB, the RANGE options will need to be expanded.
- Include fast_crc.c or general_crc.c file, depending on which CRC type is needed
- Include crc.h file
- Portions of main.c will be needed to call either r_crc_fast_hardwarer() or r_crc_general_hardwarer(), and to access the linker-generated fast or general CRC value stored in code flash, these lines are needed:
  ```c
  uint16_t __far *g_linker_crc_pointer = (uint16_t __far*) CRC_ADDRESS_LINKER;
  uint16_t linker_crc;
  linker_crc = (*g_linker_crc_pointer);
  ```

Application Note Sections 6, 7, and 8 show how to modify the linker settings for High Speed CRC or General Purpose CRC, and how to set the desired CRC memory range being checked.

6. Using IAR EWRL78 sample software project

6.1 Linker settings for High Speed Hardware CRC use (EWRL78)

Set EWRL78 linker GUI (go to Project >> Options >> Linker >> Checksum)

- Fill unused code memory, fill pattern = 0xFF
- Start address = 0x0000, End address = 0x3FFB or other valid High Speed CRC ending address setting
- “Generate checksum” box checked, Checksum size = 2 bytes, Alignment = 1
- Algorithm = CRC16, Complement = As is, Initial value = 0x00
- Bit Order = MSB first, “Use as input” box checked
• “Reverse byte order within word” box un-checked, Checksum unit size = 32-bit

Figure 2: Linker CRC/Checksum Options for High Speed CRC in EWRL78

6.2 Linker settings for General Purpose Hardware CRC use (EWRL78)

Set EWRL78 linker GUI - go to Project >> Options >> Linker >> Checksum (See Figure 3.)

- Fill unused code memory, fill pattern = 0xFF
- Start address = 0x00D8, End address = 0x3FFB or other valid ending address setting
- “Generate checksum” box checked, Checksum size = 2 bytes, Alignment = 1
- Algorithm = CRC16, Complement = As is, Initial value = 0x00
- Bit Order = LSB first, “Use as input” box checked
- “Reverse byte order within word” box checked, Checksum unit size = 8-bit
6.3 Settings for both High Speed CRC and General Purpose CRC use (EWRL78)

The sample SW project uses a modified copy of the .icf file (ILINK Configuration File), r5f100le.icf in IAR EWRL sample project source folder.

- Verify this line in .icf file if using 16KB code flash setting in High Speed CRC, place at address mem:0x03FFE       { ro section .checksum };
- Modify CRC result placement address if different CRC calculation range is used, but the result must be placed outside the calculated CRC range. For example, when using High Speed CRC function, modify the placement address to accommodate the CRC0CTL register setting, using a CRC result address in the last 2 bytes of last 16KB section (example; 0x0FFFE for CRC0CTL, FEA5-FE0 = 0x03, 64KB code flash setting)

7. Using e2studio with IAR compiler sample software project

7.1 Linker settings for High Speed Hardware CRC (e2studio/IAR)

Set e2studio linker GUI - go to Project >> Properties >> Settings >> IAR RL78 ILINK Linker >> Checksum (see Figure 4.).

- Fill unused code memory, fill pattern = 0xFF
- Start address = 0x0000, End address = 0x3FFB or other valid ending address setting
- “Generate checksum” box checked, Checksum size = 2 bytes, Alignment = 1
- Algorithm = CRC16, Complement = As is, Initial value = 0x0000
- Bit Order = MSB first, “Use as input” box checked
- “Reverse byte order within word” box unchecked, Checksum unit size = 32-bit
Figure 4: Linker CRC/Checksum Options for High Speed CRC in e2studio/IAR settings

7.2 Linker settings for General Purpose Hardware CRC (e2studio/IAR)

Set e2studio linker GUI (go to Project >> Properties >> Settings >> IAR RL78 ILINK Linker >> Checksum)

- Fill unused code memory, fill pattern = 0xFF
- Start address = 0x00D8, End address = 0x3FFB or other valid ending address setting
- “Generate checksum” box checked, Checksum size = 2 bytes, Alignment = 1
- Algorithm = CRC16, Complement = As is, Initial value = 0x0000
- Bit Order = LSB first, “Use as input” box checked
- “Reverse byte order within word” box checked, Checksum unit size = 8-bit
7.3 Settings for both High Speed CRC and General Purpose CRC use (e2studio/IAR)

- Override the default .icf (Linker) file in e2studio Project >> Properties >> Settings >> IAR RL78 ILINK Linker >> Config (See Figure 6.)

- Check the “Override default” box and use entry: 
  \${workspace_loc:/${ProjName}\}/lnkr5f100le.icf (See Figure 6.)

- Set the CRC/Checksum placeholder location, by entering “__checksum” in e2studio Project >> Properties >> Settings >> IAR RL78 ILINK Linker >> Input, “Keep symbols” box (See Figure 7.)

- Set an additional hex output file in e2studio Project >> Properties >> Settings >> IAR RL78 ILINK Linker >> Output Converter (See Figure 8.)

- Use the same directions as in section 5.3 for EWRL78, IAR compiler sample project to set the address location for linker CRC/Checksum result location in .icf file
Figure 6: Linker Config Options in e2studio/IAR settings

Figure 7: Linker Input Options in e2studio/IAR settings
8. Using e2studio with CCRL compiler sample software project

8.1 Settings for both High Speed Hardware and General Purpose CRC (e2studio/CCRL)

Go to Project >> Properties >> Settings >> Converter >> Output (see Figure 9.)

- Check the “Output hex file” checkbox
- Set the Hex file format
- Set the Output file path
- Enter the Division output file (example: output .mot= 0000-FFFF)

Go to Project >> Properties >> Settings >> Converter >> Hex format (see Figure 10.)

- Set “Fill unused areas in the output ranges with the value:” to “Yes(Specification value)”
- Set “Output padding data” to “FF”.
- Check the “Output S9 record at the end” checkbox
Figure 9: Converter Output Options in e2studio/CCRL settings

Figure 10: Converter Hex format Options in e2studio/CCRL settings
8.2 Converter CRC Operation settings for High Speed Hardware CRC (e2studio/CCRL)

Set e2studio Converter, CRC Operation settings in GUI - go to Project >> Properties >> Settings >> Converter >> CRC Operation (see Figure 11.)

- Check the “Outputs the calculation result of CRC” checkbox
- Set the “Output address” (compatible with High Speed CRC register CRC0CTL setting). Example: 03FFE for CRC0CTL, bits EA5-EA0 = 0x00 (High Speed CRC calculation on 0x00000 to 0x03FFB)
- Set the “Type of CRC:” to “CRC-CCITT(MSB,LITTLE,4 bytes) type”
- Set “Initial value:” to 0000
- Set “Endian and Output size:” to “LITTLE-2-0”
- Set Target range to “0000-3FFB (or other range to match CRC0CTL settings)"

![Converter CRC Operations Options in e2studio/CCRL settings for High Speed CRC](image)

Figure 11: Converter CRC Operations Options in e2studio/CCRL settings for High Speed CRC

8.3 Converter CRC Operation settings for General Purpose Hardware CRC (e2studio/CCRL)

Set e2studio Converter, CRC Operation settings in GUI - go to Project >> Properties >> Settings >> Converter >> CRC Operation (see Figure 12.)

- Check the “Outputs the calculation result of CRC” checkbox
- Set the “Output address” to 3FFE
- Set the “Type of CRC” to “CRC-CCITT(LSB) type”
Set “Initial value:” to 0000
Set “Endian and Output size:” to “LITTLE-2-0”
Set “Target range” to “00D8-3FFB (or other)"

9. Hardware platform used for RL78 CRC sample Software program
RSKRL78G13 board with R5F100LE (64pin RL78/G13 with 64KB code flash, 4KB RAM, 4KB Data Flash) is used for the application note sample Software testing.

The 4 LEDs on RSKRL78G13 board are used to indicate match or non-match of RL78 Hardware CRC versus the compiler/linker-generated CRC. After either the High Speed CRC or General Purpose CRC comparison is made, the match or non-match LED will light. Only one LED will activate on the RSKRL78/G13 board at a time after running the sample software CRC Tests:

<table>
<thead>
<tr>
<th>LED3 (red)</th>
<th>LED2 (red)</th>
<th>LED1 (orange)</th>
<th>LED0 (green)</th>
</tr>
</thead>
<tbody>
<tr>
<td>General Purpose CRC non-Match</td>
<td>High Speed CRC non-Match</td>
<td>General Purpose CRC Match</td>
<td>High Speed CRC Match</td>
</tr>
</tbody>
</table>

Figure 13: LED indicators RSKRL78G13 board
Website and Support

Renesas Electronics Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.
## Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>Jan 13, 2017</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>
### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

---

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Handling of Unused Pins</td>
<td>Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.</td>
</tr>
<tr>
<td>2. Processing at Power-on</td>
<td>The state of the product is undefined at the moment when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.</td>
</tr>
<tr>
<td>3. Prohibition of Access to Reserved Addresses</td>
<td>Access to reserved addresses is prohibited. The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.</td>
</tr>
<tr>
<td>4. Clock Signals</td>
<td>After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized. When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.</td>
</tr>
<tr>
<td>5. Differences between Products</td>
<td>Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems. The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.</td>
</tr>
</tbody>
</table>