

**ISL72814SEH, ISL73814SEH**

16-Channel Driver Circuit with an Integrated Decoder

R34DS0002EU0100  
Rev.1.00  
Feb 7, 2019

The [ISL72814SEH](#) and [ISL73814SEH](#) are radiation hardened high-voltage, high-current, driver circuit ICs fabricated using the Renesas proprietary PR40 Silicon-On-Insulator (SOI) process technology to mitigate single-event effects. The devices integrate 16 driver channels that feature a high-voltage (42V), high-current (700mA) open-emitter PNP output stage.

To further reduce solution size, the ISL72814SEH and ISL73814SEH integrate a 4-bit, 16-channel decoder with Enable. This conveniently allows you to select 1 of 16 available driver channels or disable all channels. The inputs to the decoder are TTL and CMOS compatible, allowing an easy interface to FPGAs and microprocessors.

The ISL7x814SEH devices operate across the military temperature range from -55°C to +125°C and are available in a 28 lead hermetically sealed Ceramic Dual Flatpack (CDFP) package or die.

**Applications**

- RF waveguide and coaxial switches
- Relays
- Line drivers
- Logic buffers
- Lamp drivers

**Features**

- Electrically screened to DLA SMD [5962-18221](#)
- Integrated 4-bit to 16-channel decoder
- High current outputs: 700mA
- High voltage outputs: 42V
- Ultra low saturation voltage: 1.35V maximum at 500mA
- Internal clamping diodes for inductive loads
- Wide operating V<sub>CC</sub> supply range 3V to 13.2V
- Full military temperature range operation
  - T<sub>A</sub> = -55°C to +125°C
  - T<sub>J</sub> = -55°C to +150°C
- Radiation acceptance testing - ISL72814SEH
  - HDR (50-300rad(Si)/s): 100krad(Si)
  - LDR (0.01rad(Si)/s): 75krad(Si)
- Radiation acceptance testing - ISL73814SEH
  - LDR (0.01rad(Si)/s): 75krad(Si)
- SEE hardness (see SEE report for details)
  - No SEB/SEL LET<sub>TH</sub>, V<sub>CH</sub> = 34V: 86MeV•cm<sup>2</sup>/mg

**Related Literature**

For a full list of related documents, visit our website:

- [ISL72814SEH](#) and [ISL73814SEH](#) device pages




Figure 1. RF Switching Module




Figure 2. V<sub>CH(SAT)</sub> vs I<sub>CHx</sub> vs Temperature

---

## Contents

<b>1. Overview</b>	<b>3</b>
1.1 Typical Application Schematic	3
1.2 Functional Block Diagram	4
1.3 Ordering Information	5
1.4 Pin Configuration	5
1.5 Pin Descriptions	6
<b>2. Specifications</b>	<b>7</b>
2.1 Absolute Maximum Ratings	7
2.2 Thermal Information	7
2.3 Recommended Operating Conditions	7
2.4 Electrical Specifications	8
2.5 Timing Diagram	10
<b>3. Typical Performance Curves</b>	<b>11</b>
<b>4. Applications Information</b>	<b>13</b>
4.1 Functional Description	13
4.2 Ensuring Break-Before-Make (BBM) Operation	13
4.3 Power Supply Sequencing	14
4.4 COM Pin	14
<b>5. Die and Assembly Characteristics</b>	<b>15</b>
5.1 Metallization Mask Layout	16
<b>6. Revision History</b>	<b>18</b>
<b>7. Package Outline Drawing</b>	<b>19</b>

## 1. Overview

### 1.1 Typical Application Schematic




Figure 3. Typical Relay Application Diagram

## 1.2 Functional Block Diagram




Figure 4. Block Diagram

### 1.3 Ordering Information


Ordering SMD Number <a href="#">(Note 1)</a>	Part Number <a href="#">(Note 2)</a>	Radiation Hardness (Total Ionizing Dose)	Temperature Range (°C)	Package (RoHS Compliant)	Package Drawing
5962R1822101VXC	ISL72814SEHVF	HDR to 100krad(Si), LDR to 75krad(Si)	-55 to +125	28 Ld CDFP	K28.A
5962R1822101V9A	ISL72814SEHVX		-55 to +125	Die	N/A
5962L1822102VXC	ISL73814SEHVF	LDR to 75krad(Si)	-55 to +125	28 Ld CDFP	K28.A
5962L1822102V9A	ISL73814SEHVX		-55 to +125	Die	N/A
N/A	ISL72814SEHF/PROTO <a href="#">(Note 3)</a>	N/A	-55 to +125	28 Ld CDFP	K28.A
N/A	ISL73814SEHF/PROTO <a href="#">(Note 3)</a>	N/A	-55 to +125	28 Ld CDFP	K28.A
N/A	ISL72814SEHX/SAMPLE <a href="#">(Note 3)</a>	N/A	-55 to +125	Die	N/A
N/A	ISL73814SEHX/SAMPLE <a href="#">(Note 3)</a>	N/A	-55 to +125	Die	N/A
N/A	ISL72814SEHEV1Z <a href="#">(Note 4)</a>	Evaluation Board			

#### Notes:

- Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
- These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD at +25°C only. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.
- Evaluation board uses the /PROTO parts and /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

### 1.4 Pin Configuration


ISL72814SEH, ISL73814SEH  
28 Ld CDFP  
Top View



Note: The ESD triangular mark is indicative of Pin #1. It is a part of the device marking and is placed on the lid in the quadrant where Pin #1 is located.

## 1.5 Pin Descriptions

Pin Number	Pin Name	ESD Circuit	Description
1 - 3, 28	Ax	1	Address lines for the decoder.
4, 9, 15, 20, 25	GND	1,2,3	Supply and output driver ground. Connect this pin to the PCB ground plane.
5-8, 10-13, 16-19, 21-24	CHx	2	Channels 0 through 15 open emitter PNP outputs.
14	COM	3	ESD Clamp rail. It can be used to terminate inductances connected to the CHx pins and should be tied to the highest relay coil supply rail in the system. When not switching inductive loads, tie it to the supply rail of the CHx channel with the highest voltage.
26	VCC	1	Bias supply for the decoder and the level shift circuit. Connect to a voltage between 3V to 13.2V.
27	EN	1	Active high enable input to the decoder.
LID	N/A	N/A	Package Lid is internally connected to GND (Pin 15).



## 2. Specifications

### 2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
VCC	GND - 0.3V	GND + 14.7	V
Logic Input Voltage (EN, Ax)	GND - 0.3V	V <sub>CC</sub> + 0.3	V
Logic Input Current (EN, Ax)	-15	15	mA
CHx	GND - 0.3V	GND + 42	V
CHx (Under beam LET = 86MeV)	GND - 0.3V	GND + 34	V
COM to GND	-	GND + 42	V
COM to GND (Under beam LET = 86MeV)	-	GND + 34	V
COM to CHx	Highest Positive CHx Voltage - 0.3V	GND + 42	V
COM to CHx (Under beam LET = 86MeV)	Highest Positive CHx Voltage - 0.3V	GND + 34	V
Peak I <sub>CHx</sub> (100ms)	-	1.1	A
Power Dissipation, PD (Case Temperature +125°C)	-	1.3	W
VCC and COM Maximum Supply Turn-On Ramp Rate	-	1	V/μs
ESD Rating	Value		Unit
Human Body Model (Tested per MIL-STD-883 TM3015.7)	5		kV
Charged Device Model (Tested per JS-002-2014)	1		kV

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

### 2.2 Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
CDFP Package K28.A (Notes 5, 6)	34.5	18.8

Notes:

- $\theta_{JA}$  is measured in free air with the component mounted on a high-effective thermal conductivity test board with “direct attach” features. See [TB379](#).
- For  $\theta_{JC}$ , the “case temp” location is the center of the package underside.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature	-	+150	°C
Storage Temperature Range	-65	+150	°C

### 2.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Temperature	-55	+125	°C
VCC	3.0	13.2	V
CHx	5	34	V

Parameter	Minimum	Maximum	Unit
<b>Channel Current Duty Cycle Limit, <math>1.6 \times 10^5</math> hours Metallic Electromigration limited lifetime at +125°C junction temperature to 0.1% failures.</b>			
$I_{CHX} = 400\text{mA}$	-	100	%
$I_{CHX} = 500\text{mA}$	-	73	%
$I_{CHX} = 600\text{mA}$	-	51	%
$I_{CHX} = 700\text{mA}$	-	37	%
<b>Channel Current Duty Cycle Limit, <math>1.6 \times 10^5</math> hours Metallic Electromigration limited lifetime at +150°C junction temperature to 0.1% failures.</b>			
$I_{CHX} = 250\text{mA}$	-	100	%
$I_{CHX} = 300\text{mA}$	-	70	%
$I_{CHX} = 400\text{mA}$	-	39	%
$I_{CHX} = 500\text{mA}$	-	25	%
$I_{CHX} = 600\text{mA}$	-	17	%
$I_{CHX} = 700\text{mA}$	-	13	%

## 2.4 Electrical Specifications

Unless otherwise noted,  $V_{CC} = 3\text{V} - 13.2\text{V}$ ;  $V_{CHX} = 34\text{V}$  (Disabled), Logic High =  $V_{CC}$ , Logic Low = GND;  $T_A = T_J = +25^\circ\text{C}$ . **Boldface limits apply across the operating temperature range,  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ; over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 to 300rad(Si)/s (ISL72814SEH only); or over a total ionizing dose of 75krad(Si) with exposure at a low dose rate of <10mrads(Si)/s.**

Parameter	Symbol	Test Conditions	Temperature (°C)	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Unit	
<b><math>V_{CC}</math> Power Supply</b>								
Supply Current	$I_{CC}$	$V_{CC} = 3.6\text{V}, 13.2\text{V}$ , CHx = OPEN, EN = $V_{CC}$ , COM = 0V, A0-A3 = 0V	-55 to +125	<b>4.5</b>	7.03	<b>8.5</b>	mA	
Quiescent Supply Current	$I_{CCQ}$	$V_{CC} = 3.6\text{V}, 13.2\text{V}$ , CHx = OPEN, EN = 0V, COM = 0V, A0-A3 = 0V	-55 to +125	<b>350</b>	643	<b>800</b>	$\mu\text{A}$	
<b>Driver Circuit</b>								
Single Channel Leakage Current	$I_{CHLK}$	$V_{CHX}$ (under test) = 34V, All other $V_{CHX}$ channels = 35V, $V_{CC} = 3\text{V}, 5.5\text{V}$ , COM = 35V, A0-A3 = 0V, EN = 0V	-55 and +25	-25	3.45	25	nA	
			+125	-10	-	90	nA	
			Post Radiation (+25)	-25	-	25	nA	
All Channels + COM Leakage Current	$I_{TOTCHLK}$	$V_{CH0} - CH15 = \text{COM} = 34\text{V}$ , $V_{CC} = 3\text{V}, 5.5\text{V}$ , A0-A3 = 0V, EN = 0V	-55 and +25	-30	8.37	30	nA	
			+125	-30	-	1000	nA	
			Post Radiation (+25)	-30	-	100	nA	
Output Channel Saturation Voltage	$V_{CHX(SAT)}$	$I_{CHx} = 700\text{mA}$ , $V_{CC} = 3\text{V}, 5.5\text{V}$ , COM = 35V, EN = $V_{CC}$	-55 to +125	<b>0.85</b>	1.23	<b>1.5</b>	V	
			$I_{CHx} = 600\text{mA}$ , $V_{CC} = 3\text{V}, 5.5\text{V}$ , COM = 35V, EN = $V_{CC}$	-55 to +125	<b>0.8</b>	1.15	<b>1.4</b>	V
			$I_{CHx} = 500\text{mA}$ , $V_{CC} = 3\text{V}, 5.5\text{V}$ , COM = 35V, EN = $V_{CC}$	-55 to +125	<b>0.65</b>	1.08	<b>1.35</b>	V
			$I_{CHx} = 350\text{mA}$ , $V_{CC} = 3\text{V}, 5.5\text{V}$ , COM = 35V, EN = $V_{CC}$	-55 to +125	<b>0.6</b>	0.997	<b>1.3</b>	V
			$I_{CHx} = 200\text{mA}$ , $V_{CC} = 3\text{V}, 5.5\text{V}$ , COM = 35V, EN = $V_{CC}$	-55 to +125	<b>0.5</b>	0.875	<b>1.2</b>	V



Unless otherwise noted,  $V_{CC} = 3V - 13.2V$ ;  $V_{CHX} = 34V$  (Disabled), Logic High =  $V_{CC}$ , Logic Low = GND;  $T_A = T_J = +25^\circ C$ . **Boldface limits apply across the operating temperature range,  $-55^\circ C$  to  $+125^\circ C$ ; over a total ionizing dose of 100krad(Si) with exposure at a high dose rate of 50 to 300rad(Si)/s (ISL72814SEH only); or over a total ionizing dose of 75krad(Si) with exposure at a low dose rate of <10mrads(Si)/s. (Continued)**

Parameter	Symbol	Test Conditions	Temperature (°C)	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Unit
COM to CHx Inductive Kickback Clamp Diode Forward Voltage	$V_F$	$I_{CHx} = 200mA$ , COM = 0V, $V_{CC} = 0V$ , A0-A3 = 0V, EN = 0V	-55 to +125	<b>0.85</b>	1.09	<b>1.3</b>	V
		$I_{CHx} = 700mA$ , COM = 0V, $V_{CC} = 0V$ , A0-A3 = 0V, EN = 0V	-55 to +125	<b>1.0</b>	1.59	<b>2.25</b>	
COM to CHx Inductive Kickback Clamp Diode Leakage Current	$I_R$	$V_{COM} = 34V$ , $V_{CC} = 0V$ , A0-A3 = 0V, EN = 0V, CHx channel under test = 0V, other CHx channels = open	-55 to +125	<b>-15</b>	0.0	<b>15</b>	nA
<b>Decoder and Enable Inputs</b>							
Logic Input High	$V_{IH}$	$V_{CC} = 3V, 13.2V$ , COM = $V_{CC}$	-55 to +125	<b>2</b>	1.48	-	V
Logic Input Low	$V_{IL}$	$V_{CC} = 3V, 13.2V$ , COM = $V_{CC}$	-55 to +125	-	1.42	<b>0.8</b>	V
Input High Current	$I_{IH}$	$V_{CC} = 3.0V, 5.5V$ , COM = $V_{CC}$ , A0-A3 = EN = 2.0V	-55 to +125	<b>-250</b>	-56	<b>250</b>	nA
Input Low Current	$I_{IL}$	$V_{CC} = 3.0V, 5.5V$ , COM = $V_{CC}$ , A0-A3 = EN = 0.8V	-55 to +125	<b>-250</b>	-83	<b>250</b>	nA
<b>Switching Characteristics</b>							
Enable Turn-On Time (Notes 9, 10)	$t_{EN}$	$V_{CC} = 3V, 13.2V$ , COM = 35V, A0-A3 = 0V. CH0 channel under test connected to 97Ω to 34V, other CHx channels connected to 10kΩ to 34V (see Figure 5)	-55 to +125	-	2.36	<b>5</b>	μs
Disable Turn-Off Time (Notes 9, 10)	$t_{DIS}$	$V_{CC} = 3V, 13.2V$ , COM = 35V, A0-A3 = 0V. CH0 channel under test connected to 97Ω to 34V, other CHx channels connected to 10kΩ to 34V (see Figure 5)	-55 to +125	-	5.96	<b>15</b>	μs

## Notes:

- Typical values shown are not guaranteed.
- Parameters with MIN and/or MAX limits are 100% tested at  $-55^\circ C$ ,  $+25^\circ C$ , and  $+125^\circ C$ , unless otherwise specified.
- Addressing should only be changed while EN = GND, otherwise multiple outputs can be momentarily activated. See [“Ensuring Break-Before-Make \(BBM\) Operation” on page 13](#).
- After disabling (EN = 0) and changing addresses, delay at least 10μs before enabling (EN = 1) to the new channel. This prevents multiple outputs from being momentarily on at the same time. See [“Ensuring Break-Before-Make \(BBM\) Operation” on page 13](#).

## 2.5 Timing Diagram




Figure 5. Timing Diagram

Table 1. Truth Table

A3	A2	A1	A0	EN	Activated Channel Output
X	X	X	X	0	None
0	0	0	0	1	0
0	0	0	1	1	1
0	0	1	0	1	2
0	0	1	1	1	3
0	1	0	0	1	4
0	1	0	1	1	5
0	1	1	0	1	6
0	1	1	1	1	7
1	0	0	0	1	8
1	0	0	1	1	9
1	0	1	0	1	10
1	0	1	1	1	11
1	1	0	0	1	12
1	1	0	1	1	13
1	1	1	0	1	14
1	1	1	1	1	15

### 3. Typical Performance Curves

Unless otherwise noted,  $V_{CC} = 5.5V$ ;  $CHx = 34V$ ;  $T_A = +25^\circ C$




Figure 6.  $V_{CH(SAT)}$  vs  $I_{CHx}$  vs Temperature




Figure 7.  $I_{CC}$  vs  $V_{CC}$  vs Temperature




Figure 8.  $I_{CCQ}$  vs  $V_{CC}$  vs Temperature




Figure 9. Single Channel Leakage vs Channel Voltage vs Temperature




Figure 10. All Channels + COM Leakage Current vs Channel Voltage at  $+125^\circ C$




Figure 11. All Channels + COM Leakage Current vs Channel Voltage at  $+25^\circ C$

Unless otherwise noted,  $V_{CC} = 5.5V$ ;  $CHx = 34V$ ;  $T_A = +25^\circ C$  (Continued)




Figure 12.  $T_{ENABLE}$  ( $t_{EN}$ )




Figure 13.  $T_{DISABLE}$  ( $t_{DIS}$ )




Figure 14. Clamp Diode Forward Voltage vs Diode Current




Figure 15. COM Breakdown Voltage (Current Limited to 10mA)




Figure 16. CHx Channel Breakdown Voltage (Current Limited to 10mA)




Figure 17.  $I_{VCC}$  vs Ax Logic Voltage vs Temperature

## 4. Applications Information

### 4.1 Functional Description

The ISL7x814SEH are radiation hardened, high-voltage, high-current, driver circuit ICs fabricated using the Renesas proprietary PR40 silicon-on-insulator process technology to mitigate single-event effects. The devices integrate 16 driver channels that feature a high-voltage (42V), high-current (700mA) open-emitter PNP output stage. The ISL72814SEH and ISL73814SEH integrate a 4-bit, 16-channel decoder with Enable that further reduces the solution size. This allows you to select 1 of 16 available driver channels or to disable all channels.

### 4.2 Ensuring Break-Before-Make (BBM) Operation

The ISL7x814SEH devices do not have internal circuitry to ensure Break-Before-Make (BBM) operation when switching from one channel to another. The design is prone to Make-Before-Break (MBB) operation if the following protocol is not observed and the possibility exists that multiple channels can be momentarily ON when switching from one channel to another.

If the logic settings at the A0-A3 address pins are changed while the output channels remain enabled (EN = High), there is a brief period of time that two or more channels can be on at the same time. Eventually, only the channel that is being addressed continues to be on and the other channels turn off.

During the period when multiple channels are simultaneously on, these channels conduct current through their respective switch cells into GND. This current draw, depending on the loading at the channels, could interfere with proper operation of the application. Care must be taken to prevent MBB operation by properly using the enable pin to implement BBM operation.

Ensuring BBM operation (only one channel on at any time) requires using the enable pin to disable all output channels before switching between channels. Complete the following steps to implement BBM operation:

- (1) Before switching from one channel to another, drive the enable pin (EN) to the LOW state (logic 0). This will turn all the channels off.
- (2) Wait at least 10 $\mu$ s after taking EN low before proceeding to Step 3. This allows the enable low state change to propagate through the internal logic.
- (3) Change the address to select the desired channel by applying the appropriate logic levels to the A0-A3 address pins.
- (4) Wait at least 10 $\mu$ s after changing the address state to allow the address change to propagate through the internal logic; then proceed to Step 5.
- (5) Drive the enable pin (EN) to the HIGH state (logic 1). This will enable the part. Only the channel that is addressed will be on.

### 4.3 Power Supply Sequencing

Starting with the VCC, COM, EN, CH0-CH15, and A0-A3 pins all at 0V, connect COM to the power supply of the CHx channel with the highest voltage, the recommended power-on sequence is:

- (1) VCC: Ramp the  $V_{CC}$  supply up no faster than  $1V/\mu s$ .
- (2) COM: Ramp the COM supply up no faster than  $1V/\mu s$ . Note: You must connect COM to the power supply of the CHx channel with the highest voltage.
- (3) A0-A3 Logic Inputs: Apply the correct logic voltages to these pins to select a driver channel.
- (4) CH0-CH15: Apply the voltage to the CHx channels.
- (5) EN Logic Input: Set to a logic 1 (High) to turn on the channel that is addressed by the logic levels at the A0-A3 logic pins.

Note:


- If VCC is left floating, it is possible for the current driven into the logic inputs to cause the part to begin operating.
- VCC should ramp no faster than  $1V/\mu s$  to avoid turning ON unintended channels.

### 4.4 COM Pin

Each of the 16 driver channels has an internal kickback diode connected to the COM pin. The kickback diode allows the COM pin to suppress the inductive transient voltage generated when a channel is driven by a relay load. Connecting the COM pin to the same supply as the relay in the system with the highest DC coil voltage clamps any inductive transient voltage generated at a channel by preventing the channel voltage from exceeding the COM voltage by more than clamp diode forward voltage, which for a current of 700mA has a maximum  $V_F$  of 2.25V.

Note: If the COM pin is floating, the inductive kickback voltage can easily exceed the 42V breakdown of the driver circuit, which damages the part and other components in the system.

[Figure 18](#) shows a scope plot with the COM pin connected to a  $28V_{DC}$  supply and the driver channel CH0 connected to a  $28V_{DC}$  relay coil that draws 590mA when the channel is on. When the CH0 channel turns off, the voltage transient at the CH0 channel gets clamped to just a couple of volts above the 28V supply rail by the internal CH0 to COM kickback diode. Testing shows that if COM is left floating, the transient voltage at the CH0 channel while switching off can reach 60V and cause permanent damage to the driver circuit.



**Figure 18. Plot when Switching  $28V_{DC}$ , 590mA Relay Coil with COM at  $28V_{DC}$**

When switching non inductive loads, tie the COM pin to the supply rail of the channel with the highest DC voltage.

## 5. Die and Assembly Characteristics

**Table 2. Die and Assembly Related Information**

<b>Die Information</b>	
Dimensions	5461 $\mu$ m x 6350 $\mu$ m (215 mils x 250 mils) Thickness: 482.6 $\mu$ m $\pm$ 25.4 $\mu$ m (19 mils $\pm$ 1 mil)
<b>Interface Materials</b>	
Glassivation	Type: Nitrox Thickness: 15k $\text{\AA}$
Top Metallization	Type: AlCu (99.5%/0.5%) Thickness: 30k $\text{\AA}$
Backside Finish	Silicon
Process	Dielectrically Isolated Advanced Bipolar Technology - PR40
<b>Assembly Information</b>	
Substrate Potential	Floating
<b>Additional Information</b>	
Worst Case Current Density	<2 x 10 <sup>5</sup> A/cm <sup>2</sup>
Transistor Count	2075
Weight of Packaged Device	2.15 grams (typical) - K28.A package
Lid Characteristics	Finish: Gold Lid Potential: GND

### 5.1 Metallization Mask Layout






Table 3. Layout X-Y Coordinates (Centroid of bond pad)

Pad Name	Pad Number	X ( $\mu\text{m}$ )	Y ( $\mu\text{m}$ )
VCC	1	2020.5	2771.5
EN	2	1704.0	2749.0
A0	3	1372.0	2749.0
A1	4	-1137.0	2749.0
A2	5	-1537.0	2749.0
A3	6	-1937.0	2749.0
GND	7	-2347.5	2154.5
CH0	8	-2327.0	1624.0
CH1	9	-2327.0	1088.0
CH2	10	-2327.0	616.0
CH3	11	-2327.0	80.0
GND	12	-2347.5	-374.5
CH4	13	-2327.0	-846.0
CH5	14	-2327.0	-1382.0
CH6	15	-2327.0	-1854.0
CH7	16	-2327.0	-2390.0
GND	17	-729.0	-2792.0
COM	18	-345.5	-2792.0
GND	19	719.5	-2792.0
CH8	20	2327.0	-2390.0
CH9	21	2327.0	-1854.0
CH10	22	2327.0	-1382.0
CH11	23	2327.0	-846.0
GND	24	2347.5	-374.5
CH12	25	2327.0	80.0
CH13	26	2327.0	616.0
CH14	27	2327.0	1088.0
CH15	28	2327.0	1624.0
GND	29	2347.5	2154.5

## Notes:


11. Origin of coordinates is the center of the die.
12. Pad size for all pads: 195 $\mu\text{m}$  x 195 $\mu\text{m}$ .
13. Bond wire size: 0.002".
14. Pad Number 17 does not get bonded out in the package version.

## 6. Revision History

Rev.	Date	Description
1.00	Feb 7, 2019	Initial release

### 7. Package Outline Drawing

For the most recent package outline drawing, see [K28.A](#).



**K28.A MIL-STD-1835 CDFP3-F28 (F-11A, CONFIGURATION B)  
28 lead ceramic metal seal flatpack package**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
c	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.740	-	18.80	3
E	0.460	0.520	11.68	13.21	-
E1	-	0.550	-	13.97	3
E2	0.180	-	4.57	-	-
E3	0.030	-	0.76	-	7
e	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.250	0.370	6.35	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.00	-	0.00	-	6
M	-	0.0015	-	0.04	-
N	28		28		-

Rev. 0 5/18/94

**NOTES:**

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
3. This dimension allows for off-center lid, meniscus, and glass over-run.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.