

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.



# MOS INTEGRATED CIRCUIT

## $\mu$ PD78094, 78095, 78096, 78098A

### 8-BIT SINGLE-CHIP MICROCONTROLLERS

#### DESCRIPTION

The  $\mu$ PD78094, 78095, 78096, 78098A are members of the  $\mu$ PD78098 subseries of the 78K/0 series of microcontrollers. Besides a high-speed and high-performance CPU, each microcontroller has on-chip ROM, RAM, I/O ports, an IEBus™ controller, an 8-bit resolution A/D converter, an 8-bit resolution D/A converter, a timer, serial interface, real-time output port, interrupt control, and various other peripheral hardware.

PROM versions ( $\mu$ PD78P098A) will be added to this subseries. These  $\mu$ PD78P098A devices will consist of a one-time PROM version and an EPROM version, both of which operating in the same power supply voltage range as the mask ROM version. Various development tools are currently being developed.

The details of the functions are described in the following user's manuals. Be sure to read them before starting design.

$\mu$ PD78098 Subseries User's Manual: IEU-1381

78K/0 Series User's Manual – Instructions: IEU-1372

#### FEATURES

- Internal high capacity ROM and RAM

| Part number    | Item | Program memory (ROM) | Data memory             |            |                        | Package                         |
|----------------|------|----------------------|-------------------------|------------|------------------------|---------------------------------|
|                |      |                      | Internal high-speed RAM | Buffer RAM | Internal expansion RAM |                                 |
| $\mu$ PD78094  |      | 32 Kbytes            | 1024 bytes              | 32 bytes   | None                   | 80-pin plastic QFP (14 x 14 mm) |
| $\mu$ PD78095  |      | 40 Kbytes            |                         |            |                        |                                 |
| $\mu$ PD78096  |      | 48 Kbytes            |                         |            |                        |                                 |
| $\mu$ PD78098A |      | 60 Kbytes            |                         |            | 2048 bytes             |                                 |

- External memory expansion space: 64 Kbytes
- Instruction execution time can be varied from high-speed (0.5  $\mu$ s) to ultra-low-speed (122  $\mu$ s)
- I/O ports: 69 (N-ch open-drain: 4)
- IEBus controller
  - Effective transmission rate: 3.9 kbps/17 kbps/26 kbps
- 8-bit resolution A/D converter: 8 channels
- 8-bit resolution D/A converter: 2 channels
- Serial interface: 3 channels
  - 3-wire/SBI/2-wire mode: 1 channel
  - 3-wire mode: 1 channel
  - 3-wire/UART mode: 1 channel
- Timer: 5 channels
- Supply voltage:  $V_{DD} = 2.7$  to 5.5 V

#### APPLICATIONS

Car audio, CD (compact disk) changer, etc.

The information in this document is subject to change without notice.


**ORDERING INFORMATION**

| Part Number         | Package                         |
|---------------------|---------------------------------|
| μPD78094GC-xxx-3B9  | 80-pin plastic QFP (14 × 14 mm) |
| μPD78095GC-xxx-3B9  | 80-pin plastic QFP (14 × 14 mm) |
| μPD78096GC-xxx-3B9  | 80-pin plastic QFP (14 × 14 mm) |
| μPD78098AGC-xxx-3B9 | 80-pin plastic QFP (14 × 14 mm) |

**Remark** xxx indicates a ROM code suffix.

**78K/0 SERIES DEVELOPMENT**

The following shows the 78K/0 series products development. Subseries names are shown inside frames.



The following table shows the differences among subseries functions.

| Function<br>Part number |           | ROM<br>capacity | Timer |        |       |     | 8-bit           | 8-bit | Serial interface | I/O       | V <sub>DD</sub> MIN.<br>Value | External<br>expansion |
|-------------------------|-----------|-----------------|-------|--------|-------|-----|-----------------|-------|------------------|-----------|-------------------------------|-----------------------|
|                         |           |                 | 8-bit | 16-bit | Watch | WDT | A/D             | D/A   |                  |           |                               |                       |
| Control                 | μPD78078  | 32K-60K         | 4ch   | 1ch    | 1ch   | 1ch | 8ch             | 2ch   | 3ch (UART: 1ch)  | 88        | 1.8 V                         | Available             |
|                         | μPD78070A | –               |       |        |       |     |                 |       |                  | 61        | 2.7 V                         |                       |
|                         | μPD78054  | 16K-60K         | 2ch   | 69     | 2.0 V |     |                 |       |                  |           |                               |                       |
|                         | μPD78018F | 8K-48K          |       | –      | 2ch   | 53  | 1.8 V           |       |                  |           |                               |                       |
|                         | μPD78014  | 8K-32K          | 2.7 V |        |       |     |                 |       |                  |           |                               |                       |
|                         | μPD780001 | 8K              | –     | –      | 1ch   | –   | 39              | –     |                  |           |                               |                       |
|                         | μPD78002  | 8K-16K          |       |        |       |     |                 | 1ch   | 53               | Available |                               |                       |
|                         | μPD78083  |                 | –     | –      | –     | 8ch | 1ch (UART: 1ch) | 33    | 1.8 V            | –         |                               |                       |
| FIP drive               | μPD780208 | 32K-40K         | 2ch   | 1ch    | 1ch   | 1ch | 8ch             | –     | 2ch              | 74        | 2.7 V                         | –                     |
|                         | μPD78044A | 16K-40K         |       |        |       |     |                 |       |                  | 68        |                               |                       |
|                         | μPD78024  | 24K-32K         |       |        |       |     |                 |       |                  | 54        |                               |                       |
| LCD drive               | μPD78064  | 16K-32K         | 2ch   | 1ch    | 1ch   | 1ch | 8ch             | –     | 2ch (UART: 1ch)  | 57        | 2.0 V                         | –                     |
| IEBus<br>Supported      | μPD78098  | 32K-60K         | 2ch   | 1ch    | 1ch   | 1ch | 8ch             | 2ch   | 3ch (UART: 1ch)  | 69        | 2.7 V                         | Available             |

Overview of Function

| Part number         |                                 | μPD78094  | μPD78095  | μPD78096  | μPD78098A  |
|---------------------|---------------------------------|---|-----------|-----------|------------|
| Internal memory     | ROM                             | 32 Kbytes   | 40 Kbytes | 48 Kbytes | 60 Kbytes  |
|                     | Internal high-speed RAM         | 1024 bytes  |           |           |            |
|                     | Buffer RAM                      | 32 bytes  |           |           |            |
|                     | Internal expansion RAM          | None  |           |           | 2048 bytes |
| Memory space        |                                 | 64 Kbytes   |           |           |            |
| General registers   |                                 | 8 bits × 32 registers (8 bits × 8 registers × 4 banks)  |           |           |            |
| Instruction cycle   |                                 | On-chip instruction execution time cycle variable function  |           |           |            |
|                     | When main system clock selected | 0.5 μs/1.0 μs/2.0 μs/4.0 μs/8.0 μs/16.0 μs (at main system clock of 6.0 MHz)  |           |           |            |
|                     | When subsystem clock selected   | 122 μs (at subsystem clock of 32.768 kHz)   |           |           |            |
| Instruction set     |                                 | <ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulate (set, reset, test, boolean operation)</li> <li>• BCD adjust, etc.</li> </ul>                         |           |           |            |
| I/O ports           |                                 | Total : 69<br><ul style="list-style-type: none"> <li>• CMOS input : 2</li> <li>• CMOS I/O : 63</li> <li>• N-ch open-drain I/O : 4</li> </ul>  |           |           |            |
| IEBus controller    |                                 | Effective transmission rate : 3.9 kbps/17 kbps/26 kbps  |           |           |            |
| A/D converter       |                                 | • 8-bit resolution × 8 channels   |           |           |            |
| D/A converter       |                                 | • 8-bit resolution × 2 channels   |           |           |            |
| Serial interface    |                                 | <ul style="list-style-type: none"> <li>• 3-wire/SBI/2-wire mode selectable : 1 channel</li> <li>• 3-wire mode (on-chip max. 32 bytes automatic data transmit/receive function): 1 channel</li> <li>• 3-wire/UART mode selectable : 1 channel</li> </ul> |           |           |            |
| Timer               |                                 | <ul style="list-style-type: none"> <li>• 16-bit timer/event counter : 1 channel</li> <li>• 8-bit timer/event counter : 2 channels</li> <li>• Watch timer : 1 channel</li> <li>• Watchdog timer : 1 channel</li> </ul>                                   |           |           |            |
| Timer output        |                                 | 3 (14-bit PWM output × 1)   |           |           |            |
| Clock output        |                                 | 15.6 kHz, 31.3 kHz, 62.5 kHz, 125 kHz, 250 kHz, 500 kHz, 1.0 MHz, 2.0 MHz, 4.0 MHz<br>(at main system clock of 6.0 MHz)<br>32.768 kHz (at subsystem clock of 32.768 kHz)  |           |           |            |
| Buzzer output       |                                 | 977 Hz, 1.95 kHz, 3.9 kHz, 7.8 kHz (at main system clock of 6.0 MHz)  |           |           |            |
| Vectored interrupts | Maskable interrupts             | Internal: 14, external: 7   |           |           |            |
|                     | Non-maskable interrupt          | Internal: 1   |           |           |            |
|                     | Software interrupt              | Internal: 1   |           |           |            |
| Test input          |                                 | Internal: 2, external: 1  |           |           |            |
| Supply voltage      |                                 | V <sub>DD</sub> = 2.7 to 5.5 V  |           |           |            |
| Package             |                                 | 80-pin plastic QFP (14 x 14 mm)   |           |           |            |

**CONTENTS**

**1. PIN CONFIGURATION (TOP VIEW) ..... 7**

**2. BLOCK DIAGRAM ..... 9**

**3. PIN FUNCTIONS ..... 10**

    3.1 Port Pins ..... 10

    3.2 Non-port Pins ..... 12

    3.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 14

**4. MEMORY SPACE ..... 18**

**5. PERIPHERAL HARDWARE FUNCTIONS ..... 19**

    5.1 Ports ..... 19

    5.2 Clock Generator ..... 20

    5.3 Timer/Event Counter ..... 21

    5.4 Clock Output Control Circuit ..... 23

    5.5 Buzzer Output Control Circuit ..... 24

    5.6 A/D Converter ..... 24

    5.7 D/A Converter ..... 25

    5.8 Serial Interfaces ..... 25

    5.9 Real-Time Output Port ..... 27

    5.10 IEBus Controller ..... 28

**6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS ..... 29**

    6.1 Interrupt Functions ..... 29

    6.2 Test Functions ..... 32

**7. EXTERNAL DEVICE EXPANSION FUNCTIONS ..... 33**

**8. STANDBY FUNCTION ..... 33**

**9. RESET FUNCTION ..... 33**

**10. INSTRUCTION SET ..... 34**

**11. ELECTRICAL SPECIFICATIONS ..... 37**

**12. CHARACTERISTIC CURVES (REFERENCE VALUES) ..... 64**

**13. PACKAGE DRAWING ..... 66**

14. RECOMMENDED SOLDERING CONDITIONS ..... 67


APPENDIX A. DEVELOPMENT TOOLS ..... 68

APPENDIX B. RELATED DOCUMENTS ..... 69



1. PIN CONFIGURATION (TOP VIEW)


- 80-pin plastic QFP (14 × 14 mm)  
 μPD78094GC-xxx-3B9  
 μPD78095GC-xxx-3B9  
 μPD78096GC-xxx-3B9  
 μPD78098AGC-xxx-3B9



- Cautions**
1. Connect IC (Internally Connected) pin directly to Vss.
  2. AVDD pin should be connected to VDD.
  3. AVss pin should be connected to Vss.

|                                       |                              |                       |                                    |
|---------------------------------------|------------------------------|-----------------------|------------------------------------|
| P00–P07                               | : Port0                      | $\overline{RX}$       | : Receive Data (IEBus Controller)  |
| P10–P17                               | : Port1                      | $\overline{TX}$       | : Transmit Data (IEBus Controller) |
| P20–P27                               | : Port2                      | PCL                   | : Programmable Clock               |
| P30–P37                               | : Port3                      | BUZ                   | : Buzzer Clock                     |
| P40–P47                               | : Port4                      | STB                   | : Strobe                           |
| P50–P57                               | : Port5                      | BUSY                  | : Busy                             |
| P60–P67                               | : Port6                      | AD0–AD7               | : Address/Data Bus                 |
| P70–P72                               | : Port7                      | A8–A15                | : Address Bus                      |
| P120–P127                             | : Port12                     | $\overline{RD}$       | : Read Strobe                      |
| P130, P131                            | : Port13                     | $\overline{WR}$       | : Write Strobe                     |
| RTP0–RTP7                             | : Realtime Output Port       | $\overline{WAIT}$     | : Wait                             |
| INTP0–INTP6                           | : Interrupt from Peripherals | ASTB                  | : Address Strobe                   |
| TI00, TI01                            | : Timer Input                | X1, X2                | : Crystal (Main System Clock)      |
| TI1, TI2                              | : Timer Input                | XT1, XT2              | : Crystal (Subsystem Clock)        |
| TO0–TO2                               | : Timer Output               | $\overline{RESET}$    | : Reset                            |
| SB0, SB1                              | : Serial Bus                 | ANI0–ANI7             | : Analog Input                     |
| SI0–SI2                               | : Serial Input               | ANO0, ANO1            | : Analog Output                    |
| SO0–SO2                               | : Serial Output              | AV <sub>DD</sub>      | : Analog Power Supply              |
| $\overline{SCK0}$ – $\overline{SCK2}$ | : Serial Clock               | AV <sub>SS</sub>      | : Analog Ground                    |
| RxD                                   | : Receive Data (UART)        | AV <sub>REF0, 1</sub> | : Analog Reference Voltage         |
| TxD                                   | : Transmit Data (UART)       | V <sub>DD</sub>       | : Power Supply                     |
| ASCK                                  | : Asynchronous Serial Clock  | V <sub>SS</sub>       | : Ground                           |
|                                       |                              | IC                    | : Internally Connected             |

2. BLOCK DIAGRAM



### 3. PIN FUNCTIONS

#### 3.1 Port Pins (1/2)

| Pin Name              | I/O              | Function  |   | After Reset | Alternate Function Pin |            |
|-----------------------|------------------|---|---|-------------|------------------------|------------|
| P00                   | Input            | Port 0<br>8-bit I/O port  | Input only<br><br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software. | Input       | INTP0/TI00             |            |
| P01                   | Input/<br>Output |   |   | Input only  | Input                  | INTP1/TI01 |
| P02                   |                  |   |   |             |                        | INTP2      |
| P03                   |                  |   |   |             |                        | INTP3      |
| P04                   |                  |   |   |             |                        | INTP4      |
| P05                   |                  |   |   |             |                        | INTP5      |
| P06                   |                  |   |   |             |                        | INTP6      |
| P07 <sup>Note 1</sup> | Input            |   | Input only  | Input       | XT1                    |            |
| P10-P17               | Input/<br>Output | Port 1<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software. <sup>Note 2</sup> |   | Input       | ANI0-ANI7              |            |
| P20                   | Input/<br>Output | Port 2<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software.                   |   | Input       | SI1                    |            |
| P21                   |                  |   |   |             | SO1                    |            |
| P22                   |                  |   |   |             | SCK1                   |            |
| P23                   |                  |   |   |             | STB                    |            |
| P24                   |                  |   |   |             | BUSY                   |            |
| P25                   |                  |   |   |             | SI0/SB0                |            |
| P26                   |                  |   |   |             | SO0/SB1                |            |
| P27                   |                  |   |   |             | SCK0                   |            |
| P30                   | Input/<br>Output | Port 3<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software.                   |   | Input       | TO0                    |            |
| P31                   |                  |   |   |             | TO1                    |            |
| P32                   |                  |   |   |             | TO2                    |            |
| P33                   |                  |   |   |             | TI1                    |            |
| P34                   |                  |   |   |             | TI2                    |            |
| P35                   |                  |   |   |             | PCL                    |            |
| P36                   |                  |   |   |             | BUZ                    |            |
| P37                   |                  |   |   |             | —                      |            |
| P40-P47               | Input/<br>Output | Port 4<br>8-bit input/output port.<br>Input/output can be specified in 8-bit units.<br>When used as an input port, pull-up resistor can be connected by software.             |   | Input       | AD0-AD7                |            |

- Notes**
1. When using the P07/XT1 pins as an input port, set 1 to bit 6 of the processor clock control register (FRC). Do not use the on-chip feedback resistor of the subsystem clock oscillator.
  2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, the pull-up resistor is automatically disconnected.

3.1 Port Pins (2/2)

| Pin Name   | I/O              | Function  | After Reset | Alternate Function Pin |
|------------|------------------|---|-------------|------------------------|
| P50-P57    | Input/<br>Output | Port 5<br>8-bit input/output port.<br>LEDs can be driven directly.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software. | Input       | A8-A15                 |
| P60        | Input/<br>Output | Port 6<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br><br>When used as an input port, pull-up resistor can be connected by software.                             | Input       | —                      |
| P61        |                  |   |             |                        |
| P62        |                  |   |             |                        |
| P63        |                  |   |             |                        |
| P64        |                  |   |             |                        |
| P65        |                  |   |             |                        |
| P66        |                  |   |             |                        |
| P67        |                  |   |             |                        |
| P70        | Input/<br>Output | Port 7<br>3-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software.                                 | Input       | SI2/RxD                |
| P71        |                  |   |             | SO2/TxD                |
| P72        |                  |   |             | SCK2/ASCK              |
| P120-P123  | Input/<br>Output | Port 12<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software.                                | Input       | RTP0-RTP3              |
| P124       |                  |   |             | RTP4/TX                |
| P125       |                  |   |             | RTP5/RX                |
| P126, P127 |                  |   |             | RTP6, RTP7             |
| P130, P131 | Input/<br>Output | Port 13<br>2-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, pull-up resistor can be connected by software.                                | Input       | ANO0, ANO1             |

3.2 Non-port Pins (1/2)

| Pin Name    | I/O    | Function  | After Reset | Alternate Function Pin |
|-------------|--------|---|-------------|------------------------|
| INTP0       | Input  | External interrupt input by which the active edge (rising edge, falling edge, or both rising and falling edges) can be specified. | Input       | P00/TI00               |
| INTP1       |        |   |             | P01/TI01               |
| INTP2       |        |   |             | P02                    |
| INTP3       |        |   |             | P03                    |
| INTP4       |        |   |             | P04                    |
| INTP5       |        |   |             | P05                    |
| INTP6       |        |   |             | P06                    |
| SI0         | Input  | Serial interface serial data input.   | Input       | P25/SB0                |
| SI1         |        |   |             | P20                    |
| SI2         |        |   |             | P70/RxD                |
| SO0         | Output | Serial interface serial data output.  | Input       | P26/SB1                |
| SO1         |        |   |             | P21                    |
| SO2         |        |   |             | P71/TxD                |
| SB0         | Input/ | Serial interface serial data input/output.  | Input       | P25/SI0                |
| SB1         | Output |   |             | P26/SO0                |
| SCK0        | Input/ | Serial interface serial clock input/output.   | Input       | P27                    |
| SCK1        | Output |   |             | P22                    |
| SCK2        |        |   |             | P72/ASCK               |
| STB         | Output | Serial interface automatic transmit/receive strobe output.  | Input       | P23                    |
| BUSY        | Input  | Serial interface automatic transmit/receive busy input.   | Input       | P24                    |
| RxD         | Input  | Asynchronous serial interface serial data input.  | Input       | P70/SI2                |
| TxD         | Output | Asynchronous serial interface serial data output.   | Input       | P71/SO2                |
| ASCK        | Input  | Asynchronous serial interface serial clock input.   | Input       | P72/SCK2               |
| TI00        | Input  | External count clock input to 16-bit timer (TM0).   | Input       | P00/INTP0              |
| TI01        |        | Capture trigger signal input to capture register (CR00).  |             | P01/INTP1              |
| TI1         |        | External count clock input to 8-bit timer (TM1).  |             | P33                    |
| TI2         |        | External count clock input to 8-bit timer (TM2).  |             | P34                    |
| TO0         | Output | 16-bit timer output (also used for 14-bit PWM output).  | Input       | P30                    |
| TO1         |        | 8-bit timer output.   |             | P31                    |
| TO2         |        |   |             | P32                    |
| PCL         | Output | Clock output (for main system clock, subsystem clock trimming).   | Input       | P35                    |
| BUZ         | Output | Buzzer output.  | Input       | P36                    |
| RTP0-RTP3   | Output | Real-time output port by which data is output in synchronization with a trigger.  | Input       | P120-P123              |
| RTP4        |        |   |             | P124/TX                |
| RTP5        |        |   |             | P125/RX                |
| RTP6, RTP7  |        |   |             | P126, P127             |
| T $\bar{X}$ | Output | IEBus controller data output  | Input       | P124/RTP4              |
| R $\bar{X}$ | Input  | IEBus controller data input   | Input       | P125/RTP5              |

3.2 Non-port Pins (2/2)

| Pin Name           | I/O              | Function  | After Reset | Alternate Function Pin |
|--------------------|------------------|---|-------------|------------------------|
| AD0-AD7            | Input/<br>Output | Low-order address/data bus at external memory expansion.  | Input       | P40-P47                |
| A8-A15             | Output           | High-order address bus at external memory expansion.  | Input       | P50-P57                |
| $\overline{RD}$    | Output           | External memory read operation strobe signal output.  | Input       | P64                    |
| $\overline{WR}$    |                  | External memory write operation strobe signal output.   |             | P65                    |
| $\overline{WAIT}$  | Input            | Wait insertion at external memory access.   | Input       | P66                    |
| ASTB               | Output           | Strobe output which latches the address data output for ports 4 or 5 to access external memory. | Input       | P67                    |
| AN10-AN17          | Input            | A/D converter analog input.   | Input       | P10-P17                |
| ANO0, ANO1         | Output           | D/A converter analog output.  | Input       | P130, P131             |
| AV <sub>REF0</sub> | Input            | A/D converter reference voltage input.  | —           | —                      |
| AV <sub>REF1</sub> | Input            | D/A converter reference voltage input.  | —           | —                      |
| AV <sub>DD</sub>   | —                | A/D converter analog power supply. Connect to V <sub>DD</sub> .                                 | —           | —                      |
| AV <sub>SS</sub>   | —                | A/D converter ground potential. Connect to V <sub>SS</sub> .                                    | —           | —                      |
| $\overline{RESET}$ | Input            | System reset input.   | —           | —                      |
| X1                 | Input            | Main system clock oscillation crystal connection.   | —           | —                      |
| X2                 | —                |   | —           | —                      |
| XT1                | Input            | Subsystem clock oscillation crystal connection.   | Input       | P07                    |
| XT2                | —                |   | —           | —                      |
| V <sub>DD</sub>    | —                | Positive power supply.  | —           | —                      |
| V <sub>SS</sub>    | —                | Ground potential.   | —           | —                      |
| IC                 | —                | Internal connection. Connected directly to V <sub>SS</sub> .                                    | —           | —                      |

**3.3 Pin I/O Circuits and Recommended Connection of Unused Pins**

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

**Table 3-1. Types of Pin Input/Output Circuits (1/2)**

| Pin Name          | Input/Output Circuit Type | I/O          | Recommended Connection for Unused Pins                                      |   |
|-------------------|---------------------------|--------------|---|---|
| P00/INTP0/TI00    | 2                         | Input        | Connect to V <sub>SS</sub> .  |   |
| P01/INTP1/TI01    | 8-A                       | Input/output | Independently connect to V <sub>SS</sub> via a resistor.                    |   |
| P02/INTP2         |                           |              |   |   |
| P03/INTP3         |                           |              |   |   |
| P04/INTP4         |                           |              |   |   |
| P05/INTP5         |                           |              |   |   |
| P06/INTP6         |                           |              |   |   |
| P07/XT1           | 16                        | Input        | Connect to V <sub>DD</sub> or V <sub>SS</sub> .                             |   |
| P10/ANI0-P17/ANI7 | 11                        | Input/output | Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. |   |
| P20/SI1           | 8-A                       |              |   |   |
| P21/SO1           | 5-A                       |              |   |   |
| P22/SCK1          | 8-A                       |              |   |   |
| P23/STB           | 5-A                       |              |   |   |
| P24/BUSY          | 8-A                       |              |   |   |
| P25/SI0/SB0       | 10-A                      |              |   |   |
| P26/SO0/SB1       |                           |              |   |   |
| P27/SCK0          |                           |              |   |   |
| P30/TO0           | 5-A                       |              |   |   |
| P31/TO1           |                           |              |   |   |
| P32/TO2           |                           |              |   |   |
| P33/TI1           | 8-A                       |              |   |   |
| P34/TI2           |                           |              |   |   |
| P35/PCL           | 5-A                       |              |   |   |
| P36/BUZ           |                           |              |   |   |
| P37               |                           |              |   |   |
| P40/AD0-P47/AD7   | 5-E                       |              |   | Independently connect to V <sub>DD</sub> via a resistor.                    |
| P50/A8-P57/A15    | 5-A                       |              |   | Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. |
| P60-P63           | 13-B                      |              |   | Independently connect to V <sub>DD</sub> via a resistor.                    |
| P64/RD            | 5-A                       |              |   | Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. |
| P65/WR            |                           |              |   |   |
| P66/WAIT          |                           |              |   |   |
| P67/ASTB          |                           |              |   |   |



Table 3-1. Types of Pin Input/Output Circuits (2/2)

| Pin Name             | Input/Output Circuit Type | I/O  | Recommended Connection for Unused Pins                                      |
|----------------------|---------------------------|--|---|
| P70/SI2/RxD          | 8-A                       | Input/output   | Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. |
| P71/SO2/TxD          | 5-A                       |  |   |
| P72/SCK2/ASCK        | 8-A                       |  |   |
| P120/RTP0-P123/RTP3  | 5-A                       |  |   |
| P124/RTP4/TX         |                           |  |   |
| P125/RTP5/RX         |                           |  |   |
| P126/RTP6, P127/RTP7 |                           |  |   |
| P130/ANO0, P131/ANO1 | 12-A                      | Independently connect to V <sub>SS</sub> via a resistor. |   |
| RESET                | 2                         | Input  | —   |
| XT2                  | 16                        | —  | Leave open.   |
| AV <sub>REF0</sub>   | —                         |  | Connect to V <sub>SS</sub> .  |
| AV <sub>REF1</sub>   |                           |  | Connect to V <sub>DD</sub> .  |
| AV <sub>DD</sub>     |                           |  |   |
| AV <sub>SS</sub>     |                           |  | Connect to V <sub>SS</sub> .  |
| IC                   |                           |  | Connect directly to V <sub>SS</sub> .                                       |
|                      |                           |  |   |

Figure 3-1. Pin Input/Output Circuits (1/2)






Figure 3-2. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

The memory map of the μPD78094, 78095, 78096, and 78098A is shown in Figure 4-1.

Figure 4-1. Memory Map



- Notes**
1. Only μPD78098A.
  2. When using the external device expansion function with the μPD78098A, set the internal ROM capacity to below 56 Kbytes by using a memory size switching register.
  3. Internal ROM capacity is different among products.

| Target Part number | Internal ROM last address nnnnH | Target part number | Internal ROM last address nnnnH |
|--------------------|---------------------------------|--------------------|---------------------------------|
| μPD78094           | 7FFFFH                          | μPD78096           | BFFFFH                          |
| μPD78095           | 9FFFFH                          | μPD78098A          | EFFFH                           |

**Remark** Shaded areas indicate internal memory.

## 5. PERIPHERAL HARDWARE FUNCTIONS

### 5.1 Ports

Input/output ports are classified into three types.

|   |      |
|---|------|
| • CMOS input (P00, P07)   | : 2  |
| • CMOS input/output (P01-P06, Ports 1-5, P64-P67, Port 7, Port 12, Port 13) | : 63 |
| • N-ch open-drain input/output (P60-P63)                                    | : 4  |
| <hr/> Total   | : 69 |

**Table 5-1. Functions of Ports**


| Port Name | Pin Name   | Function  |
|-----------|------------|---|
| Port 0    | P00, P07   | Input only.   |
|           | P01-P06    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 1    | P10-P17    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 2    | P20-P27    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 3    | P30-P37    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 4    | P40-P47    | Input/output port. Input/output can be specified in 8-bit units.<br>When used as an input port, on-chip pull-up resistor can be connected by software.<br>The test input flag (KRIF) is set to 1 by falling edge detection. |
| Port 5    | P50-P57    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.<br>LEDs can be driven directly.  |
| Port 6    | P60-P63    | N-ch open-drain input/output port. Input/output can be specified bit-wise.<br>On-chip pull-up resistor can be connected by mask option.<br>LEDs can be driven directly.   |
|           | P64-P67    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 7    | P70-P72    | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 12   | P120-P127  | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |
| Port 13   | P130, P131 | Input/output port. Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be connected by software.  |

**5.2 Clock Generator**

There are two kinds of clock generators: main system and subsystem clock generators. It is possible to change the instruction execution time.

- 0.5  $\mu$ s/1.0  $\mu$ s/2.0  $\mu$ s/4.0  $\mu$ s/8.0  $\mu$ s/16.0  $\mu$ s (at main system clock frequency of  $f_{XX} = 6.0$  MHz)
- 122  $\mu$ s (at subsystem clock frequency of  $f_{XT} = 32.768$  kHz)

**Figure 5-1. Clock Generator Block Diagram**



5.3 Timer/Event Counter

There are the following five timer/event counter channels:

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Types and Functions of Timer/Event Counters

|          |                         | 16-bit Timer/Event Counter | 8-bit Timer/Event Counter | Watch Timer | Watchdog Timer |
|----------|-------------------------|----------------------------|---------------------------|-------------|----------------|
| Type     | Interval timer          | 1 channel                  | 2 channels                | 1 channel   | 1 channel      |
|          | External event counter  | 1 channel                  | 2 channels                | —           | —              |
| Function | Timer output            | 1 output                   | 2 outputs                 | —           | —              |
|          | PWM output              | 1 output                   | —                         | —           | —              |
|          | Pulse width measurement | 2 inputs                   | —                         | —           | —              |
|          | Square wave output      | 1 output                   | 2 outputs                 | —           | —              |
|          | One-shot pulse output   | 1 output                   | —                         | —           | —              |
|          | Interrupt request       | 2                          | 2                         | 1           | 1              |
|          | Test input              | —                          | —                         | 1           | —              |

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram




Figure 5-3. 8-Bit Timer/Event Counter Block Diagram




Figure 5-4. Watch Timer Block Diagram







Figure 5-5. Watchdog Timer Block Diagram




5.4 Clock Output Control Circuit

This circuit can output clocks of the following frequencies:

- 15.6 kHz/31.3 kHz/62.5 kHz/125 kHz/250 kHz/500 kHz/1.0 MHz/2.0 MHz/4.0 MHz (at main system clock frequency of  $f_{xx} = 6.0$  MHz)
- 32.768 kHz (at subsystem clock frequency of  $f_{XT} = 32.768$  kHz)

Figure 5-6. Clock Output Control Circuit Block Diagram




**5.5 Buzzer Output Control Circuit**

This circuit can output clocks of the following frequencies that can be used for driving buzzers:

- 977 Hz/1.95 kHz/3.9 kHz/7.8 kHz (at main system clock frequency of  $f_{xx} = 6.0$  MHz)

**Figure 5-7. Buzzer Output Control Circuit Block Diagram**




**5.6 A/D Converter**

The A/D converter consists of eight 8-bit resolution channels.

A/D conversion can be started by the following two methods:

- Hardware starting
- Software starting


**Figure 5-8. A/D Converter Block Diagram**



5.7 D/A Converter

The D/A converter consists of two 8-bit resolution channels.  
The conversion method is the R-2R resistor ladder method.

Figure 5-9. D/A Converter Block Diagram



n = 0, 1  
m = 4, 5  
x = 1, 2

5.8 Serial Interfaces

There are the following three on-chip serial interface channels synchronous with the clock:

- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3. Types and Functions of Serial Interfaces

| Function   | Serial Interface Channel 0           | Serial Interface Channel 1           | Serial Interface Channel 2                |
|--|--------------------------------------|--------------------------------------|---|
| 3-wire serial I/O mode   | ○ (MSB/LSB first switching possible) | ○ (MSB/LSB first switching possible) | ○ (MSB/LSB first switching possible)      |
| 3-wire serial I/O mode with automatic data transmit/receive function | —                                    | ○ (MSB/LSB first switching possible) | —   |
| 2-wire serial I/O mode   | ○ (MSB first)                        | —                                    | —   |
| SBI (Serial bus interface) mode                                      | ○ (MSB first)                        | —                                    | —   |
| Asynchronous serial interface (UART) mode                            | —                                    | —                                    | ○ (On-chip dedicated baud rate generator) |

Figure 5-10. Serial Interface Channel 0 Block Diagram




Figure 5-11. Serial Interface Channel 1 Block Diagram





Figure 5-12. Serial Interface Channel 2 Block Diagram




5.9 Real-Time Output Port

Data set previously in the real-time output buffer is transferred to the output latch by hardware concurrently with timer interrupt or external interrupt generation in order to output to off-chip. This is a real-time output function. Pins used to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motors, etc.

Figure 5-13. Real-Time Output Port Block Diagram



### 5.10 IEBus Controller

IEBus (Inter Equipment Bus™) is a small-scale digital data transmission system for transmitting data between units. When configuring the IEBus with the  $\mu$ PD78098 subseries, the IEBus driver/receiver need to be connected externally as they are not incorporated.

Using the IEBus controller incorporated in the  $\mu$ PD78098 subseries, positive logic/negative logic can be selected by software for the externally connected IEBus driver/receiver.

## 6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

### 6.1 Interrupt Functions

A total of 23 interrupt functions are provided, divided into the following three types.

- Non-maskable interrupt : 1
- Maskable interrupts : 21
- Software interrupt : 1


**Table 6-1. List of Interrupt Factors**

| Interrupt Type | Default <sup>Note1</sup> Priority | Interrupt Factor   |  | Internal/ External | Vector Table Address                              | Basic <sup>Note2</sup> Structure Type |
|----------------|-----------------------------------|--|--|--------------------|---|---------------------------------------|
|                |                                   | Name   | Trigger  |                    |   |                                       |
| Non-maskable   | —                                 | INTWDT   | Overflow of watchdog timer (When the watchdog timer mode 1 is selected)                    | Internal           | 0004H   | (A)                                   |
| Maskable       | 0                                 | INTWDT   | Overflow of watchdog timer (When the interval timer mode is selected)                      |                    |   |                                       |
|                | 1                                 | INTP0  | Pin input edge detection   | External           | 0006H   | (C)                                   |
|                | 2                                 | INTP1  |  |                    | 0008H   | (D)                                   |
|                | 3                                 | INTP2  |  |                    | 000AH   |                                       |
|                | 4                                 | INTP3  |  |                    | 000CH   |                                       |
|                | 5                                 | INTP4  |  |                    | 000EH   |                                       |
|                | 6                                 | INTP5  |  |                    | 0010H   |                                       |
|                | 7                                 | INTP6  |  |                    | 0012H   |                                       |
|                | 8                                 | INTCSI0  |  |                    | Completion of serial interface channel 0 transfer | Internal                              |
|                | 9                                 | INTCSI1  | Completion of serial interface channel 1 transfer  | 0016H              |   |                                       |
|                | 10                                | INTSER   | Occurrence of serial interface channel 2 UART reception error                              | 0018H              |   |                                       |
|                | 11                                | INTSR  | Completion of serial interface channel 2 UART reception                                    | 001AH              |   |                                       |
|                |                                   | INTCSI2  | Completion of serial interface channel 2 3-wire transfer                                   |                    |   |                                       |
|                | 12                                | INTST  | Completion of serial interface channel 2 UART transmission                                 | 001CH              |   |                                       |
|                | 13                                | INTTM3   | Reference interval signal from watch timer   | 001EH              |   |                                       |
|                | 14                                | INTTM00  | Generation of matching signal of 16-bit timer register and capture/compare register (CR00) | 0020H              |   |                                       |
|                | 15                                | INTTM01  | Generation of matching signal of 16-bit timer register and capture/compare register (CR01) | 0022H              |   |                                       |
|                | 16                                | INTTM1   | Generation of matching signal of 8-bit timer/event counter 1                               | 0024H              |   |                                       |
|                | 17                                | INTTM2   | Generation of matching signal of 8-bit timer/event counter 2                               | 0026H              |   |                                       |
|                | 18                                | INTAD  | Completion of A/D conversion   | 0028H              |   |                                       |
| 19             | INTIE                             | Writing data from the IEBus controller to the return code register (RCR) (including the same value) or detecting an IEBus interface runaway. | 002AH  |                    |   |                                       |
| Software       | —                                 | BRK  | Execution of BRK instruction   | Internal           | 003EH   | (E)                                   |


- Notes**
1. Default priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest order and 19 is the lowest order.
  2. Basic structure types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)








Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



- IF : Interrupt request flag
- IE : Interrupt enable flag
- ISP : In-service priority flag
- MK : Interrupt mask flag
- PR : Priority specification flag


6.2 Test Functions

Table 6-2 shows the two test functions available.

**Table 6-2. Test Input Factors**

| Test Input Factor |                                     | Internal/<br>External |
|-------------------|-------------------------------------|-----------------------|
| Name              | Trigger                             |                       |
| INTWT             | Overflow of watch timer             | Internal              |
| INTPT4            | Detection of falling edge of port 4 | External              |

**Figure 6-2. Basic Configuration of Test Function**



IF : Test input flag  
 MK : Test mask flag

## 7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM, and SFR. External devices connection uses ports 4 to 6.


## 8. STANDBY FUNCTION

The standby function is designed to reduce current consumption.

It has the following two modes:

- **HALT mode** : In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- **STOP mode** : In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and only the subsystem clock is used for extremely small power consumption.

**Figure 8-1. Standby Function**



**Note** Current consumption is reduced by shutting off the main system clock. If the CPU is operating on the subsystem clock, shut off the main system clock by setting MCC. You cannot use a STOP instruction.

**Caution** When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide enough time for the generation to be stable with the program first.

## 9. RESET FUNCTION

There are the following two reset methods.

- External reset input by  $\overline{\text{RESET}}$  pin
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

| 2nd Operand<br>1st Operand          | #byte  | A  | r <sup>Note</sup>   | sfr        | saddr   | !addr16   | PSW | [DE]       | [HL]  | [HL + byte]<br>[HL + B]<br>[HL + C]                                 | \$addr16 | 1                          | None         |
|-------------------------------------|--|--|---|------------|---|---|-----|------------|---|---|----------|----------------------------|--------------|
| A                                   | ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP        |  | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV<br>XCH | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV | MOV<br>XCH | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP |          | ROR<br>ROL<br>RORC<br>ROLC |              |
| r                                   | MOV  | MOV<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP |   |            |   |   |     |            |   |   |          |                            | INC<br>DEC   |
| r1                                  |  |  |   |            |   |   |     |            |   |   | DBNZ     |                            |              |
| sfr                                 | MOV  | MOV  |   |            |   |   |     |            |   |   |          |                            |              |
| saddr                               | MOV<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV  |   |            |   |   |     |            |   |   | DBNZ     |                            | INC<br>DEC   |
| !addr16                             |  | MOV  |   |            |   |   |     |            |   |   |          |                            |              |
| PSW                                 | MOV  | MOV  |   |            |   |   |     |            |   |   |          |                            | PUSH<br>POP  |
| [DE]                                |  | MOV  |   |            |   |   |     |            |   |   |          |                            |              |
| [HL]                                |  | MOV  |   |            |   |   |     |            |   |   |          |                            | ROR4<br>ROL4 |
| [HL + byte]<br>[HL + B]<br>[HL + C] |  | MOV  |   |            |   |   |     |            |   |   |          |                            |              |
| X                                   |  |  |   |            |   |   |     |            |   |   |          |                            | MULU         |
| C                                   |  |  |   |            |   |   |     |            |   |   |          |                            | DIVUW        |

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

| 2nd Operand \ 1st Operand | #word                | AX                   | rp <sup>Note</sup> | sfrp | saddrp | !addr16 | SP   | None                    |
|---------------------------|----------------------|----------------------|--------------------|------|--------|---------|------|-------------------------|
| AX                        | ADDW<br>SUBW<br>CMPW |                      | MOVW<br>XCHW       | MOVW | MOVW   | MOVW    | MOVW |                         |
| rp                        | MOVW                 | MOVW <sup>Note</sup> |                    |      |        |         |      | INCW, DECW<br>PUSH, POP |
| sfrp                      | MOVW                 | MOVW                 |                    |      |        |         |      |                         |
| saddrp                    | MOVW                 | MOVW                 |                    |      |        |         |      |                         |
| !addr16                   |                      | MOVW                 |                    |      |        |         |      |                         |
| SP                        | MOVW                 | MOVW                 |                    |      |        |         |      |                         |

**Note** Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

| 2nd Operand \ 1st Operand | A.bit                       | sfr.bit                     | saddr.bit                   | PSW.bit                     | [HL].bit                    | CY   | \$addr16          | None                 |
|---------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------|-------------------|----------------------|
| A.bit                     |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| sfr.bit                   |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| saddr.bit                 |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| PSW.bit                   |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| [HL].bit                  |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| CY                        | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 |      |                   | SET1<br>CLR1<br>NOT1 |

(4) Call instruction/Branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

| 2nd Operand<br>1st Operand | AX | !addr16    | !addr11 | [addr5] | \$addr16                   |
|----------------------------|----|------------|---------|---------|----------------------------|
| Basic instruction          | BR | CALL<br>BR | CALLF   | CALLT   | BR, BC,<br>BNC, BZ,<br>BNZ |
| Compound instruction       |    |            |         |         | BT, BF<br>BTCLR<br>DBNZ    |

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25 °C)




| Parameter            | Symbol                          | Test Conditions   | Ratings                       | Unit   |             |    |
|----------------------|---------------------------------|---|-------------------------------|--|-------------|----|
| Supply voltage       | V <sub>DD</sub>                 |   | -0.3 to +7.0                  | V  |             |    |
|                      | AV <sub>DD</sub>                |   | -0.3 to V <sub>DD</sub> + 0.3 | V  |             |    |
|                      | AV <sub>REF0</sub>              |   | -0.3 to V <sub>DD</sub> + 0.3 | V  |             |    |
|                      | AV <sub>REF1</sub>              |   | -0.3 to V <sub>DD</sub> + 0.3 | V  |             |    |
|                      | AV <sub>SS</sub>                |   | -0.3 to +0.3                  | V  |             |    |
| Input voltage        | V <sub>I1</sub>                 | P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131, X1, X2, XT2, RESET | -0.3 to V <sub>DD</sub> + 0.3 | V  |             |    |
|                      | V <sub>I2</sub>                 | P60-P63   | N-ch open-drain               | -0.3 to +16  |             |    |
| Output voltage       | V <sub>O</sub>                  |   | -0.3 to V <sub>DD</sub> + 0.3 | V  |             |    |
| Analog input voltage | V <sub>AN</sub>                 | P10-P17   | Analog input pins             | AV <sub>SS</sub> - 0.3 to AV <sub>REF0</sub> + 0.3 |             |    |
| Output current, high | I <sub>OH</sub>                 | Per pin   |                               | -10  |             |    |
|                      |                                 | Total for P01-P06, P30-P37, P56, P57, P60-P67, P120-P127  |                               | -15  |             |    |
|                      |                                 | Total for P10-P17, P20-P27, P40-P47, P50-P55, P70-P72, P130, P131   |                               | -15  |             |    |
| Output current, low  | I <sub>OL</sub> <sup>Note</sup> | Per pin   | Peak value                    | 30   |             |    |
|                      |                                 |   | r.m.s. value                  | 15   |             |    |
|                      |                                 | Total for P50-P55   | Peak value                    | 100  |             |    |
|                      |                                 |   | r.m.s. value                  | 70   |             |    |
|                      |                                 | Total for P56, P57, P60-P63   | Peak value                    | 100  |             |    |
|                      |                                 |   | r.m.s. value                  | 70   |             |    |
|                      |                                 | Total for P10-P17, P20-P27, P40-P47, P70-P72, P130, P131  | Peak value                    | 50   |             |    |
|                      |                                 |   | r.m.s. value                  | 20   |             |    |
|                      |                                 | Total for P01-P06, P30-P37, P64-P67, P120-P127  | Peak value                    | 50   |             |    |
|                      |                                 |   | r.m.s. value                  | 20   |             |    |
|                      |                                 | Operating ambient temperature   | T <sub>A</sub>                |  | -40 to +85  | °C |
|                      |                                 | Storage temperature   | T <sub>stg</sub>              |  | -65 to +150 | °C |
| Power dissipation    | P <sub>d</sub>                  |   | 650                           | mW   |             |    |

**Note** The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] x √Duty

**Caution** Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently.

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**Main System Clock Oscillator Characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

| Resonator         | Recommended Circuit   | Parameter   | Test Conditions  | MIN.     | TYP. | MAX.       | Unit |
|-------------------|---|---|--|----------|------|------------|------|
| Ceramic resonator |  | Oscillation frequency ( $f_x$ ) <sup>Note 1</sup>           | $V_{DD}$ = Oscillation voltage range                     | 1.0      | 6.0  | 6.29       | MHz  |
|                   |   | Oscillation stabilization time <sup>Note 2</sup>            | After $V_{DD}$ came to MIN. of oscillation voltage range |          |      | 4          | ms   |
| Crystal resonator |  | Oscillation frequency ( $f_x$ ) <sup>Note 1</sup>           |  | 1.0      | 6.0  | 6.29       | MHz  |
|                   |   | Oscillation stabilization time <sup>Note 2</sup>            | $V_{DD} = 4.5$ to $5.5$ V                                |          |      | 10<br>30   | ms   |
| External clock    |  | X1 input frequency ( $f_x$ ) <sup>Note 1</sup>              |  | 1.0      | 6.0  | 6.29       | MHz  |
|                   |   | X1 input high- and low-level widths ( $t_{xH}$ , $t_{xL}$ ) | Using at $f_{xx} = f_x$<br>Other than above              | 85<br>72 |      | 500<br>500 | ns   |

- Notes**
1. Only the oscillator characteristics are shown. For instruction execution time, refer to AC Characteristics.
  2. Time required for oscillation to stabilize after a reset or the STOP mode has been released.

**Cautions** 1. When using the main system clock oscillator, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring over other signal lines.
- Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as  $V_{DD}$ .
- Do not connect the power source pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

2. When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide enough time for the generation to be stable with the program first.



**Subsystem Clock Oscillator Characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

| Resonator         | Recommended Circuit | Parameter   | Test Conditions           | MIN. | TYP.   | MAX. | Unit |
|-------------------|---------------------|---|---------------------------|------|--------|------|------|
| Crystal resonator |                     | Oscillation frequency ( $f_x$ ) <sup>Note 1</sup>           |                           | 32   | 32.768 | 35   | kHz  |
|                   |                     | Oscillation stabilization time <sup>Note 2</sup>            | $V_{DD} = 4.5$ to $5.5$ V |      | 1.2    | 2    | s    |
|                   |                     |   |                           |      |        | 10   |      |
| External clock    |                     | XT1 input frequency ( $f_{XT}$ ) <sup>Note 1</sup>          |                           | 32   |        | 100  | kHz  |
|                   |                     | XT1 input high-, low-level widths ( $t_{XTH}$ , $t_{XTL}$ ) |                           | 5    |        | 15   | μs   |

- Notes**
1. Only the oscillator characteristics are shown. For instruction execution time, refer to AC Characteristics.
  2. Time required for oscillation to stabilize after power ( $V_{DD}$ ) is turned on.

**Cautions** 1. When using the subsystem clock oscillator, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacitance:

- Keep the wiring length as short as possible.
  - Do not cross the wiring over other signal lines.
  - Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
  - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as  $V_{DD}$ .
  - Do not connect the power source pattern through which a high current flows.
  - Do not extract signals from the oscillation circuit.
2. The amplification factor of the subsystem clock oscillator circuit is designed to be low to reduce the current consumption and therefore, the subsystem clock circuit is influenced by noise more easily than the main system clock oscillator. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

**Capacitance** ( $T_A = 25$  °C,  $V_{DD} = V_{SS} = 0$  V)

| Parameter         | Symbol   | Test Conditions                                 | MIN.   | TYP. | MAX. | Unit |    |
|-------------------|----------|---|--|------|------|------|----|
| Input capacitance | $C_{IN}$ | $f = 1$ MHz Unmeasured pins returned to 0 V.    |  |      | 15   | pF   |    |
| I/O capacitance   | $C_{IO}$ | $f = 1$ MHz<br>Unmeasured pins returned to 0 V. | P01-P06, P10-P17, P20-P27,<br>P30-P37, P40-P47, P50-P57,<br>P64-P67, P70-P72,<br>P120-P127, P130, P131 |      |      | 15   | pF |
|                   |          |   | P60-P63  |      |      | 20   | pF |

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

DC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.7 to 5.5 V)

| Parameter            | Symbol           | Test Conditions  | MIN.  | TYP.                                     | MAX.                               | Unit               |   |
|----------------------|------------------|--|---|--|------------------------------------|--------------------|---|
| Input voltage, high  | V <sub>IH1</sub> | P10-P17, P21, P23, P30-P32, P35-P37, P40-P47, P50-P57, P64-P67, P71, P120-P127, P130, P131 | 0.7V <sub>DD</sub>  |  | V <sub>DD</sub>                    | V                  |   |
|                      | V <sub>IH2</sub> | P00-P06, P20, P22, P24-P27, P130, P131<br>$\overline{\text{RESET}}$                        | 0.8V <sub>DD</sub>  |  | V <sub>DD</sub>                    | V                  |   |
|                      | V <sub>IH3</sub> | P60-P63  | N-ch open-drain   | 0.7V <sub>DD</sub>                       | 15                                 | V                  |   |
|                      | V <sub>IH4</sub> | X1, X2   |   | V <sub>DD</sub> - 0.5                    | V <sub>DD</sub>                    | V                  |   |
|                      | V <sub>IH5</sub> | XT1/P07, XT2   | 4.5 ≤ V <sub>DD</sub> ≤ 5.5 V<br>2.7 ≤ V <sub>DD</sub> ≤ 4.5 V          | 0.8V <sub>DD</sub><br>0.9V <sub>DD</sub> | V <sub>DD</sub><br>V <sub>DD</sub> | V<br>V             |   |
| Input voltage, low   | V <sub>IL1</sub> | P10-P17, P21, P23, P30-P32, P35-P37, P40-P47, P50-P57, P64-P67, P71, P120-P127, P130, P131 | 0   |  | 0.3V <sub>DD</sub>                 | V                  |   |
|                      | V <sub>IL2</sub> | P00-P06, P20, P22, P24-P27, P33, P34, P70, P72<br>$\overline{\text{RESET}}$                | 0   |  | 0.2V <sub>DD</sub>                 | V                  |   |
|                      | V <sub>IL3</sub> | P60-P63<br>(N-ch open drain)   | 4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V   | 0  |                                    | 0.3V <sub>DD</sub> | V |
|                      |                  |  | 2.7 V ≤ V <sub>DD</sub> ≤ 4.5 V   | 0  |                                    | 0.2V <sub>DD</sub> | V |
|                      | V <sub>IL4</sub> | X1, X2   |   | 0  |                                    | 0.4                | V |
| V <sub>IL5</sub>     | XT1/P07, XT2     | V <sub>DD</sub> = 4.5 to 5.5 V   | 0   |  | 0.2V <sub>DD</sub>                 | V                  |   |
|                      |                  |  | 0   |  | 0.1V <sub>DD</sub>                 | V                  |   |
| Output voltage, high | V <sub>OH1</sub> | V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OH</sub> = -1 mA                                    | V <sub>DD</sub> - 1.0   |  |                                    | V                  |   |
|                      |                  | I <sub>OH</sub> = -100 μA  | V <sub>DD</sub> - 0.5   |  |                                    | V                  |   |
| Output voltage, low  | V <sub>OL1</sub> | P50-P57, P60-P63   | V <sub>DD</sub> = 4.5 to 5.5 V,<br>I <sub>OL</sub> = 15 mA              | 0.4                                      | 2.0                                | V                  |   |
|                      |                  | P01-P06, P10-P17, P20-P27, P30-P37, P40-P47, P64-P67, P70-P72, P120-P127, P130, P131       | V <sub>DD</sub> = 4.5 to 5.5 V,<br>I <sub>OL</sub> = 1.6 mA             |  | 0.4                                | V                  |   |
|                      | V <sub>OL2</sub> | SB0, SB1, $\overline{\text{SCK0}}$   | V <sub>DD</sub> = 4.5 to 5.5 V,<br>open-drain<br>pulled high (R = 1 kΩ) |  |                                    | 0.2V <sub>DD</sub> | V |
|                      | V <sub>OL3</sub> | I <sub>OL</sub> = 400 μA   |   |  | 0.5                                | V                  |   |

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**DC Characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

| Parameter                    | Symbol            | Test Conditions   |   | MIN.                 | TYP. | MAX. | Unit               |    |
|------------------------------|-------------------|---|---|----------------------|------|------|--------------------|----|
| Input leakage current, high  | I <sub>LIH1</sub> | V <sub>IN</sub> = V <sub>DD</sub>   | P00-P06, P10-P17,<br>P20-P27, P30-P37,<br>P40-P47, P50-P57,<br>P60-P67, P70-P72,<br>P120-P127, P130,<br>P131, $\overline{\text{RESET}}$ |                      |      | 3    | μA                 |    |
|                              | I <sub>LIH2</sub> |   |   | X1, X2, XT1/P07, XT2 |      |      | 20                 | μA |
|                              | I <sub>LIH3</sub> | V <sub>IN</sub> = 15 V  | P60-P63   |                      |      | 80   | μA                 |    |
| Input leakage current, low   | I <sub>LIL1</sub> | V <sub>IN</sub> = 0 V   | P00-P06, P10-P17,<br>P20-P27, P30-P37,<br>P40-P47, P50-P57,<br>P64-P67, P70-P72,<br>P120-P127, P130,<br>P131, $\overline{\text{RESET}}$ |                      |      | -3   | μA                 |    |
|                              | I <sub>LIL2</sub> |   |   | X1, X2, XT1/P07, XT2 |      |      | -20                | μA |
|                              | I <sub>LIL3</sub> |   |   | P60-P63              |      |      | -3 <sup>Note</sup> | μA |
| Output leakage current, high | I <sub>LOH</sub>  | V <sub>OUT</sub> = V <sub>DD</sub>  |   |                      |      | 3    | μA                 |    |
| Output leakage current, low  | I <sub>LOL</sub>  | V <sub>OUT</sub> = 0 V  |   |                      |      | -3   | μA                 |    |
| Mask option pull-up resistor | R <sub>1</sub>    | V <sub>IN</sub> = 0 V, P60-P63  |   | 20                   | 40   | 90   | kΩ                 |    |
| Software pull-up resistor    | R <sub>2</sub>    | V <sub>IN</sub> = 0 V, P01-P06,<br>P10-P17, P20-P27,<br>P30-P37, P40-P47,<br>P50-P57, P64-P67,<br>P70-P72, P120-P127,<br>P130, P131 | 4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V   | 15                   | 40   | 90   | kΩ                 |    |
|                              |                   |   | 2.7 V ≤ V <sub>DD</sub> ≤ 4.5 V   | 20                   |      | 500  | kΩ                 |    |

**Note** When no pull-up resistor is incorporated to P60-63 (to be specified by mask option), the value is -200 μA in either of the following cases.

- (1) When external device expansion function is used and low-level is input to P60 to P63 pins.
- (2) During the 1.5 clocks when read out instruction is executed to port 6 (P6) and port mode register 6 (PM6).

**Remark** Unless otherwise specified, dual-function pin characteristics are the same as port pin characteristics.

**DC Characteristics** (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.7 to 5.5 V)

| Parameter  | Symbol  | Test Conditions   | MIN.  | TYP. | MAX. | Unit |    |
|--|---|---|---|------|------|------|----|
| Supply current <sup>Note 1</sup>   | I <sub>DD1</sub>                                | 5.0-MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup>  | V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup> |      | 4    | 15   | mA |
|  |   |   | V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 7</sup> |      | 0.6  | 2.4  | mA |
|  |   | 5.0-MHz crystal oscillation operating mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup>  | V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup> |      | 6.5  | 22.5 | mA |
|  |   |   | V <sub>DD</sub> = 3.0 V ± 10% <sup>Note 7</sup> |      | 0.8  | 3.1  | mA |
|  |   | 6.29-MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.1 MHz) <sup>Note 4</sup> | V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup> |      | 3.8  | 14.5 | mA |
| 6.29-MHz crystal oscillation operating mode (f <sub>xx</sub> = 4.19 MHz) <sup>Note 5</sup> | V <sub>DD</sub> = 5.0 V ± 10% <sup>Note 6</sup> |   | 6   | 21   | mA   |      |    |

**Notes 1.** Not including AV<sub>REF0</sub>, AV<sub>REF1</sub>, AV<sub>DD</sub> currents and port currents (including current flowing into on-chip pull-up resistors).

**2.** When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.

**3.** When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.

**4.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.

Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.

**5.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.

Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.

**6.** High-speed mode operation (when processor clock control register is set to 00H).

**7.** Low-speed mode operation (when processor clock control register is set to 04H).

**Remark** f<sub>xx</sub>: Main system clock frequency.

**DC Characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

| Parameter                        | Symbol  | Test Conditions  | MIN.   | TYP. | MAX. | Unit |    |
|----------------------------------|---|--|--|------|------|------|----|
| Supply current <sup>Note 1</sup> | I <sub>DD2</sub>  | 5.0-MHz crystal oscillation HALT mode ( $f_{xx} = 2.5$ MHz) <sup>Note 2</sup>  | $V_{DD} = 5.0$ V $\pm$ 10% <sup>Note 7</sup> |      | 1.5  | 4.5  | mA |
|                                  |   |  | $V_{DD} = 3.0$ V $\pm$ 10% <sup>Note 8</sup> |      | 0.5  | 1.5  | mA |
|                                  |   | 5.0-MHz crystal oscillation HALT mode ( $f_{xx} = 5.0$ MHz) <sup>Note 3</sup>  | $V_{DD} = 5.0$ V $\pm$ 10% <sup>Note 7</sup> |      | 1.8  | 5.4  | mA |
|                                  |   |  | $V_{DD} = 3.0$ V $\pm$ 10% <sup>Note 8</sup> |      | 0.7  | 2.1  | mA |
|                                  |   | 6.29-MHz crystal oscillation HALT mode ( $f_{xx} = 2.1$ MHz) <sup>Note 4</sup> | $V_{DD} = 5.0$ V $\pm$ 10% <sup>Note 7</sup> |      | 1.5  | 4.5  | mA |
|                                  |   |  | $V_{DD} = 3.0$ V $\pm$ 10% <sup>Note 8</sup> |      | 0.7  | 2.1  | mA |
|                                  | 6.29-MHz crystal oscillation HALT mode ( $f_{xx} = 4.19$ MHz) <sup>Note 5</sup> | $V_{DD} = 5.0$ V $\pm$ 10% <sup>Note 7</sup>                                   |  | 1.8  | 5.4  | mA   |    |
|                                  |   | $V_{DD} = 3.0$ V $\pm$ 10% <sup>Note 8</sup>                                   |  | 0.7  | 2.1  | mA   |    |
|                                  | I <sub>DD3</sub>  | 32.768-kHz crystal oscillation operating mode <sup>Note 6</sup>                | $V_{DD} = 5.0$ V $\pm$ 10%                   |      | 60   | 120  | μA |
|                                  |   |  | $V_{DD} = 3.0$ V $\pm$ 10%                   |      | 32   | 64   | μA |
|                                  | I <sub>DD4</sub>  | 32.768-kHz crystal oscillation HALT mode <sup>Note 6</sup>                     | $V_{DD} = 5.0$ V $\pm$ 10%                   |      | 25   | 55   | μA |
|                                  |   |  | $V_{DD} = 3.0$ V $\pm$ 10%                   |      | 5    | 15   | μA |
| I <sub>DD5</sub>                 | XT1 = 0 V<br>STOP mode, feedback resistor used                                  | $V_{DD} = 5.0$ V $\pm$ 10%   |  | 1    | 30   | μA   |    |
|                                  |   | $V_{DD} = 3.0$ V $\pm$ 10%   |  | 0.5  | 10   | μA   |    |
| I <sub>DD6</sub>                 | XT1 = 0 V<br>STOP mode, feedback resistor not used                              | $V_{DD} = 5.0$ V $\pm$ 10%   |  | 0.1  | 30   | μA   |    |
|                                  |   | $V_{DD} = 3.0$ V $\pm$ 10%   |  | 0.05 | 10   | μA   |    |

**Notes 1.** Not including  $AV_{REF0}$ ,  $AV_{REF1}$ ,  $AV_{DD}$  currents and port currents (including current flowing into internal pull-up resistors).

**2.** When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.

**3.** When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.

**4.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.

Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.

**5.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.

Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.

**6.** When the main system clock is stopped.

**7.** High-speed mode operation (when processor clock control register is set to 00H).

**8.** Low-speed mode operation (when processor clock control register is set to 04H).

**Remark**  $f_{xx}$ : Main system clock frequency.

AC Characteristics

(1) Basic Operation ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

| Parameter  | Symbol                     | Test Conditions   |                           | MIN.                         | TYP.             | MAX.                          | Unit |    |
|--|----------------------------|---|---------------------------|------------------------------|------------------|-------------------------------|------|----|
| Cycle time<br>(minimum instruction execution time) | $T_{CY}$                   | Operating on<br>main system clock<br>(MCS = 0) <sup>Note1</sup> | $f_{XX} = f_x/3$          | $4.0 \leq V_{DD} \leq 5.5$ V | 0.95             |                               | 64   | μs |
|  |                            |   | $f_{XX} = f_x/6$          | $2.7 \leq V_{DD} \leq 5.5$ V | 1.91             |                               | 64   | μs |
|  |                            |   | $f_{XX} = f_x/9$          | $4.0 \leq V_{DD} \leq 5.5$ V | 2.86             |                               | 64   | μs |
|  |                            |   | $f_{XX} = f_x/2$          | $2.7 \leq V_{DD} \leq 5.5$ V | 0.8              |                               | 64   | μs |
|  |                            | Operating on<br>main system clock<br>(MCS = 1) <sup>Note2</sup> | $f_{XX} = 2f_x/3$         | $4.5 \leq V_{DD} \leq 5.5$ V | 0.48             |                               | 32   | μs |
|  |                            |   |                           | $4.0 \leq V_{DD} \leq 4.5$ V | 0.95             |                               | 32   | μs |
|  |                            |   | $f_{XX} = f_x/3$          | $2.7 \leq V_{DD} \leq 5.5$ V | 0.95             |                               | 32   | μs |
|  |                            |   |                           | $4.0 \leq V_{DD} \leq 5.5$ V | 1.43             |                               | 32   | μs |
|  |                            |   | $f_{XX} = f_x$            | $4.5 \leq V_{DD} \leq 5.5$ V | 0.4              |                               | 32   | μs |
|  |                            |   |                           | $2.7 \leq V_{DD} \leq 4.5$ V | 0.8              |                               | 32   | μs |
| Operating on subsystem clock                       |                            |   | 114                       | 122                          | 125              | μs                            |      |    |
| T1 input frequency                                 | $f_{T1}$                   | T11, T12  | $V_{DD} = 4.5$ to $5.5$ V | 0                            |                  | 4                             | MHz  |    |
|  |                            |   |                           | 0                            |                  | 275                           | kHz  |    |
|  |                            | T101  |                           | 0                            |                  | 50                            | kHz  |    |
|  |                            | T100  |                           | 0                            |                  | $f_{sam}/16$ <sup>Note3</sup> | MHz  |    |
| T1 input high-, low-level widths                   | $t_{TIH}$ ,<br>$t_{TIL}$   | T11, T12  | $V_{DD} = 4.5$ to $5.5$ V | 100                          |                  |                               | ns   |    |
|  |                            |   |                           | 1.8                          |                  |                               | μs   |    |
|  |                            | T101  |                           | 10                           |                  |                               | μs   |    |
|  |                            | T100  |                           | $8/f_{sam}$                  | <sup>Note3</sup> |                               | μs   |    |
| Interrupt input high-, low-level widths            | $t_{INTH}$ ,<br>$t_{INTL}$ | INTP0   |                           | $8/f_{sam}$                  | <sup>Note3</sup> |                               | μs   |    |
|  |                            | INTP1-INTP6   |                           | 10                           |                  |                               | μs   |    |
|  |                            | KR0-KR7   |                           | 10                           |                  |                               | μs   |    |
| RESET low-level width                              | $t_{RST}$                  |   |                           | 10                           |                  |                               | μs   |    |

**Notes 1.** When oscillation mode selection register is set to 00H.


**2.** When oscillation mode selection register is set to 01H.

**3.**  $f_{sam}$  can be selected as  $f_{XX}/2^N$ ,  $f_{XX}/32$ ,  $f_{XX}/64$ , or  $f_{XX}/128$  ( $N = 0$  to  $4$ ) by bits 0 and 1 (SCS0, SCS1) of the sampling clock selection register.


**Remarks 1.**  $f_{XX}$  : Main system clock frequency ( $f_x$  or  $f_x/2$ ).

**2.**  $f_x$  : Main system clock oscillation frequency.


**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 0, IECL20 = 0, MCS = 0) operation




**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 1, IECL20 = 0, MCS = 0) operation




**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 0, IECL20 = 1, MCS = 0) operation




**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 1, IECL20 = 1, MCS = 0) operation




**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 0, IECL20 = 0, MCS = 1) operation




**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 1, IECL20 = 0, MCS = 1) operation



**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 0, IECL20 = 1, MCS = 1) operation



**T<sub>CY</sub> vs V<sub>DD</sub> Main System Clock**  
 (IECL10 = 1, IECL20 = 1, MCS = 1) operation





(2) Read/Write Operation

(a) When MCS = 1, PCC2-PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 4.5 to 5.5 V)

| Parameter                                  | Symbol             | Test Conditions | MIN.                              | MAX.                              | Unit |
|--|--------------------|-----------------|-----------------------------------|-----------------------------------|------|
| ASTB high-level width                      | t <sub>ASTH</sub>  |                 | 0.85t <sub>cy</sub> - 50          |                                   | ns   |
| Address setup time                         | t <sub>ADS</sub>   |                 | 0.85t <sub>cy</sub> - 50          |                                   | ns   |
| Address hold time                          | t <sub>ADH</sub>   |                 | 50                                |                                   | ns   |
| Address → data input time                  | t <sub>ADD1</sub>  |                 |                                   | (2.85 + 2n) t <sub>cy</sub> - 80  | ns   |
|  | t <sub>ADD2</sub>  |                 |                                   | (4 + 2n) t <sub>cy</sub> - 100    | ns   |
| RD ↓ → data input time                     | t <sub>RD1</sub>   |                 |                                   | (2 + 2n) t <sub>cy</sub> - 100    | ns   |
|  | t <sub>RD2</sub>   |                 |                                   | (2.85 + 2n) t <sub>cy</sub> - 100 | ns   |
| Read data hold time                        | t <sub>RDH</sub>   |                 | 0                                 |                                   | ns   |
| RD low-level width                         | t <sub>RDL1</sub>  |                 | (2 + 2n) t <sub>cy</sub> - 60     |                                   | ns   |
|  | t <sub>RDL2</sub>  |                 | (2.85 + 2n) t <sub>cy</sub> - 60  |                                   | ns   |
| RD ↓ → WAIT ↓ input time                   | t <sub>RDWT1</sub> |                 |                                   | 0.85t <sub>cy</sub> - 50          | ns   |
|  | t <sub>RDWT2</sub> |                 |                                   | 2t <sub>cy</sub> - 60             | ns   |
| WR ↓ → WAIT ↓ input time                   | t <sub>WRWT</sub>  |                 |                                   | 2t <sub>cy</sub> - 60             | ns   |
| WAIT low-level width                       | t <sub>WTL</sub>   |                 | (1.15 + 2n) t <sub>cy</sub>       | (2 + 2n) t <sub>cy</sub>          | ns   |
| Write data setup time                      | t <sub>WDS</sub>   |                 | (2.85 + 2n) t <sub>cy</sub> - 100 |                                   | ns   |
| Write data hold time                       | t <sub>WDH</sub>   |                 | 20                                |                                   | ns   |
| WR low-level width                         | t <sub>WRL</sub>   |                 | (2.85 + 2n) t <sub>cy</sub> - 60  |                                   | ns   |
| ASTB ↓ → RD ↓ delay time                   | t <sub>ASTRD</sub> |                 | 25                                |                                   | ns   |
| ASTB ↓ → WR ↓ delay time                   | t <sub>ASTWR</sub> |                 | 0.85t <sub>cy</sub> + 20          |                                   | ns   |
| In external fetch RD ↑ → ASTB ↑ delay time | t <sub>RDAST</sub> |                 | 0.85t <sub>cy</sub> - 10          | 1.15t <sub>cy</sub> + 20          | ns   |
| In external fetch RD ↑ → address hold time | t <sub>RDADH</sub> |                 | 0.85t <sub>cy</sub> - 50          | 1.15t <sub>cy</sub> + 50          | ns   |
| RD ↑ → write data output time              | t <sub>RDWD</sub>  |                 | 40                                |                                   | ns   |
| WR ↓ → write data output time              | t <sub>WRWD</sub>  |                 | 0                                 | 50                                | ns   |
| WR ↑ → address hold time                   | t <sub>WRADH</sub> |                 | 0.85t <sub>cy</sub> + 40          | 1.15t <sub>cy</sub> + 40          | ns   |
| WAIT ↑ → RD ↑ delay time                   | t <sub>WTRD</sub>  |                 | 1.15t <sub>cy</sub> + 40          | 3.15t <sub>cy</sub> + 40          | ns   |
| WAIT ↑ → WR ↑ delay time                   | t <sub>WTWR</sub>  |                 | 1.15t <sub>cy</sub> + 30          | 3.15t <sub>cy</sub> + 30          | ns   |

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register.
  2. PCC2-PCC0: Bit 2-bit 0 of the processor clock control register.
  3. t<sub>cy</sub> = T<sub>cy</sub>/4.
  4. n indicates the number of waits.

(b) Except when MCS = 1, PCC2-PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.7 to 5.5 V)

| Parameter                                     | Symbol             | Test Conditions | MIN.                            | MAX.                            | Unit |
|---|--------------------|-----------------|---------------------------------|---------------------------------|------|
| ASTB high-level width                         | t <sub>ASTH</sub>  |                 | t <sub>cy</sub> - 80            |                                 | ns   |
| Address setup time                            | t <sub>ADS</sub>   |                 | t <sub>cy</sub> - 80            |                                 | ns   |
| Address hold time                             | t <sub>ADH</sub>   |                 | 0.4t <sub>cy</sub> - 10         |                                 | ns   |
| Address → data input time                     | t <sub>ADD1</sub>  |                 |                                 | (3 + 2n) t <sub>cy</sub> - 160  | ns   |
|   | t <sub>ADD2</sub>  |                 |                                 | (4 + 2n) t <sub>cy</sub> - 200  | ns   |
| RD ↓ → data input time                        | t <sub>RDD1</sub>  |                 |                                 | (1.4 + 2n) t <sub>cy</sub> - 70 | ns   |
|   | t <sub>RDD2</sub>  |                 |                                 | (2.4 + 2n) t <sub>cy</sub> - 70 | ns   |
| Read data hold time                           | t <sub>RDH</sub>   |                 | 0                               |                                 | ns   |
| RD low-level width                            | t <sub>RDL1</sub>  |                 | (1.4 + 2n) t <sub>cy</sub> - 20 |                                 | ns   |
|   | t <sub>RDL2</sub>  |                 | (2.4 + 2n) t <sub>cy</sub> - 20 |                                 | ns   |
| RD ↓ → WAIT ↓ input time                      | t <sub>RDWT1</sub> |                 |                                 | t <sub>cy</sub> - 100           | ns   |
|   | t <sub>RDWT2</sub> |                 |                                 | 2t <sub>cy</sub> - 100          | ns   |
| WR ↓ → WAIT ↓ input time                      | t <sub>WRWT</sub>  |                 |                                 | 2t <sub>cy</sub> - 100          | ns   |
| WAIT low-level width                          | t <sub>WTL</sub>   |                 | (1 + 2n) t <sub>cy</sub>        | (2 + 2n) t <sub>cy</sub>        | ns   |
| Write data setup time                         | t <sub>WDS</sub>   |                 | (2.4 + 2n) t <sub>cy</sub> - 60 |                                 | ns   |
| Write data hold time                          | t <sub>WDH</sub>   |                 | 20                              |                                 | ns   |
| WR low-level width                            | t <sub>WRL</sub>   |                 | (2.4 + 2n) t <sub>cy</sub> - 20 |                                 | ns   |
| ASTB ↓ → RD ↓ delay time                      | t <sub>ASTRD</sub> |                 | 0.4t <sub>cy</sub> - 30         |                                 | ns   |
| ASTB ↓ → WR ↓ delay time                      | t <sub>ASTWR</sub> |                 | 1.4t <sub>cy</sub> - 30         |                                 | ns   |
| In external fetch RD ↑ →<br>ASTB ↑ delay time | t <sub>RDAST</sub> |                 | t <sub>cy</sub> - 10            | t <sub>cy</sub> + 20            | ns   |
| In external fetch RD ↑ →<br>address hold time | t <sub>RDADH</sub> |                 | t <sub>cy</sub> - 50            | t <sub>cy</sub> + 50            | ns   |
| RD ↑ → write data output time                 | t <sub>RDWD</sub>  |                 | 0.4t <sub>cy</sub> - 20         |                                 | ns   |
| WR ↓ → write data output time                 | t <sub>WRWD</sub>  |                 | 0                               | 60                              | ns   |
| WR ↑ → address hold time                      | t <sub>WRADH</sub> |                 | t <sub>cy</sub>                 | t <sub>cy</sub> + 60            | ns   |
| WAIT ↑ → RD ↑ delay time                      | t <sub>WTRD</sub>  |                 | 0.6t <sub>cy</sub> + 180        | 2.6t <sub>cy</sub> + 180        | ns   |
| WAIT ↑ → WR ↑ delay time                      | t <sub>WTWR</sub>  |                 | 0.6t <sub>cy</sub> + 120        | 2.6t <sub>cy</sub> + 120        | ns   |

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register.
  2. PCC2-PCC0: Bit 2-bit 0 of the processor clock control register.
  3. t<sub>cy</sub> = T<sub>cy</sub>/4.
  4. n indicates the number of waits.

(3) Serial Interface ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V)

(a) **Serial Interface Channel 0**

(i) 3-wire serial I/O mode ( $\overline{SCK0}$  ... internal clock output)

| Parameter                                      | Symbol                   | Test Conditions              | MIN.             | TYP. | MAX. | Unit |
|--|--------------------------|------------------------------|------------------|------|------|------|
| $\overline{SCK0}$ cycle time                   | $t_{KCY1}$               | $V_{DD} = 4.5$ to $5.5$ V    | 800              |      |      | ns   |
|  |                          |                              | 1600             |      |      | ns   |
| $\overline{SCK0}$ high-/low-level widths       | $t_{KH1}$ ,<br>$t_{KL1}$ | $V_{DD} = 4.5$ to $5.5$ V    | $t_{KCY1}/2-50$  |      |      | ns   |
|  |                          |                              | $t_{KCY1}/2-100$ |      |      | ns   |
| SIO setup time<br>(to $\overline{SCK0}$ ↑)     | $t_{SIK1}$               | $V_{DD} = 4.5$ to $5.5$ V    | 100              |      |      | ns   |
|  |                          |                              | 150              |      |      | ns   |
| SIO hold time (from $\overline{SCK0}$ ↑)       | $t_{KSI1}$               |                              | 400              |      |      | ns   |
| $\overline{SCK0}$ ↓ → SO0<br>output delay time | $t_{KSO1}$               | $C = 100$ pF <sup>Note</sup> |                  |      | 300  | ns   |

**Note** C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{SCK0}$  ... external clock input)

| Parameter                                      | Symbol                   | Test Conditions                                   | MIN. | TYP. | MAX. | Unit |
|--|--------------------------|---|------|------|------|------|
| $\overline{SCK0}$ cycle time                   | $t_{KCY2}$               | $V_{DD} = 4.5$ to $5.5$ V                         | 800  |      |      | ns   |
|  |                          |   | 1600 |      |      | ns   |
| $\overline{SCK0}$ high-/low-level widths       | $t_{KH2}$ ,<br>$t_{KL2}$ | $V_{DD} = 4.5$ to $5.5$ V                         | 400  |      |      | ns   |
|  |                          |   | 800  |      |      | ns   |
| SIO setup time<br>(to $\overline{SCK0}$ ↑)     | $t_{SIK2}$               |   | 100  |      |      | ns   |
| SIO hold time (from $\overline{SCK0}$ ↑)       | $t_{KSI2}$               |   | 400  |      |      | ns   |
| $\overline{SCK0}$ ↓ → SO0<br>output delay time | $t_{KSO2}$               | $C = 100$ pF <sup>Note</sup>                      |      |      | 300  | ns   |
| $\overline{SCK0}$ rise, fall time              | $t_{R2}$ ,<br>$t_{F2}$   | When using external device expansion function     |      |      | 160  | ns   |
|  |                          | When not using external device expansion function |      |      | 1000 | ns   |

**Note** C is the SO0 output line load capacitance.

(iii) SBI mode ( $\overline{\text{SCK0}}$  ... internal clock output)

| Parameter   | Symbol                                | Test Conditions                                 | MIN.  | TYP. | MAX. | Unit |
|---|---------------------------------------|---|---|------|------|------|
| $\overline{\text{SCK0}}$ cycle time   | $t_{\text{KCY3}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 800   |      |      | ns   |
|   |                                       |   | 3200  |      |      | ns   |
| $\overline{\text{SCK0}}$ high-/low-level widths                               | $t_{\text{KH3}},$<br>$t_{\text{KL3}}$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | $t_{\text{KCY3}}/2-50$                          |      |      | ns   |
|   |                                       |   | $t_{\text{KCY3}}/2-150$                         |      |      | ns   |
| SB0, SB1 setup time<br>(to $\overline{\text{SCK0}} \uparrow$ )                | $t_{\text{SIK3}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 100   |      |      | ns   |
|   |                                       |   | 300   |      |      | ns   |
| SB0, SB1 hold time<br>(from $\overline{\text{SCK0}} \uparrow$ )               | $t_{\text{KSI3}}$                     |   | $t_{\text{KCY3}}/2$                             |      |      | ns   |
| $\overline{\text{SCK0}} \downarrow \rightarrow$ SB0, SB1<br>output delay time | $t_{\text{KSO3}}$                     | R = 1 kΩ,<br>C = 100 pF <sup>Note</sup>         | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 0    | 250  | ns   |
|   |                                       |   |   | 0    | 1000 | ns   |
| $\overline{\text{SCK0}} \uparrow \rightarrow$ SB0, SB1 $\downarrow$           | $t_{\text{KSB}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |
| SB0, SB1 $\downarrow \rightarrow \overline{\text{SCK0}} \downarrow$           | $t_{\text{SBK}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |
| SB0, SB1 high-level width   | $t_{\text{SBH}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |
| SB0, SB1 low-level width  | $t_{\text{SBL}}$                      |   | $t_{\text{KCY3}}$                               |      |      | ns   |

**Note** R and C are the SB0 and SB1 output line load resistance and load capacitance.

(iv) SBI mode ( $\overline{\text{SCK0}}$  ... external clock input)

| Parameter   | Symbol                                | Test Conditions                                      | MIN.  | TYP. | MAX. | Unit |
|---|---------------------------------------|--|---|------|------|------|
| $\overline{\text{SCK0}}$ cycle time   | $t_{\text{KCY4}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$      | 800   |      |      | ns   |
|   |                                       |  | 3200  |      |      | ns   |
| $\overline{\text{SCK0}}$ high-/low-level widths                               | $t_{\text{KH4}},$<br>$t_{\text{KL4}}$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$      | 400   |      |      | ns   |
|   |                                       |  | 1600  |      |      | ns   |
| SB0, SB1 setup time<br>(to $\overline{\text{SCK0}} \uparrow$ )                | $t_{\text{SIK4}}$                     | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$      | 100   |      |      | ns   |
|   |                                       |  | 300   |      |      | ns   |
| SB0, SB1 hold time<br>(from $\overline{\text{SCK0}} \uparrow$ )               | $t_{\text{KSI4}}$                     |  | $t_{\text{KCY4}}/2$                             |      |      | ns   |
| $\overline{\text{SCK0}} \downarrow \rightarrow$ SB0, SB1<br>output delay time | $t_{\text{KSO4}}$                     | R = 1 kΩ,<br>C = 100 pF <sup>Note</sup>              | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 0    | 300  | ns   |
|   |                                       |  |   | 0    | 1000 | ns   |
| $\overline{\text{SCK0}} \uparrow \rightarrow$ SB0, SB1 $\downarrow$           | $t_{\text{KSB}}$                      |  | $t_{\text{KCY4}}$                               |      |      | ns   |
| SB0, SB1 $\downarrow \rightarrow \overline{\text{SCK0}} \downarrow$           | $t_{\text{SBK}}$                      |  | $t_{\text{KCY4}}$                               |      |      | ns   |
| SB0, SB1 high-level width   | $t_{\text{SBH}}$                      |  | $t_{\text{KCY4}}$                               |      |      | ns   |
| SB0, SB1 low-level width  | $t_{\text{SBL}}$                      |  | $t_{\text{KCY4}}$                               |      |      | ns   |
| $\overline{\text{SCK0}}$ rise, fall time                                      | $t_{\text{r4}},$<br>$t_{\text{f4}}$   | When using external device expansion<br>function     |   |      | 160  | ns   |
|   |                                       | When not using external device<br>expansion function |   |      | 1000 | ns   |

**Note** R and C are the SB0 and SB1 output line load resistance and load capacitance.

(v) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock input)

| Parameter  | Symbol            | Test Conditions                         | MIN.                           | TYP.                  | MAX. | Unit |    |
|--|-------------------|---|--------------------------------|-----------------------|------|------|----|
| $\overline{\text{SCK0}}$ cycle time                        | $t_{\text{CY5}}$  | R = 1 kΩ,<br>C = 100 pF <sup>Note</sup> | V <sub>DD</sub> = 4.5 to 5.5 V | 1600                  |      |      | ns |
|  |                   |   |                                | 3200                  |      |      | ns |
| $\overline{\text{SCK0}}$ high-level widths                 | $t_{\text{KH5}}$  |   | $t_{\text{CY5}}/2-160$         |                       |      | ns   |    |
| $\overline{\text{SCK0}}$ low-level width                   | $t_{\text{KL5}}$  |   | V <sub>DD</sub> = 4.5 to 5.5 V | $t_{\text{CY5}}/2-50$ |      | ns   |    |
| SB0, SB1 setup time<br>(to $\overline{\text{SCK0}}$ ↑)     | $t_{\text{SIK5}}$ |   | V <sub>DD</sub> = 4.5 to 5.5 V | 100                   |      |      | ns |
|  |                   |   |                                | 150                   |      |      | ns |
| SB0, SB1 hold time<br>(from $\overline{\text{SCK0}}$ ↑)    | $t_{\text{KSI5}}$ |   |                                | 600                   |      | ns   |    |
| $\overline{\text{SCK0}}$ ↓ → SB0, SB1<br>output delay time | $t_{\text{KSO5}}$ |   |                                | 0                     |      | 300  | ns |

**Note** R and C are the  $\overline{\text{SCK0}}$ , SB0, and SB1 output line load resistance and load capacitance.

(vi) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

| Parameter  | Symbol                              | Test Conditions                                      | MIN. | TYP.               | MAX. | Unit |    |
|--|-------------------------------------|--|------|--------------------|------|------|----|
| $\overline{\text{SCK0}}$ cycle time                        | $t_{\text{CY6}}$                    | V <sub>DD</sub> = 4.5 to 5.5 V                       |      | 1600               |      |      | ns |
|  |                                     |  |      | 3200               |      |      | ns |
| $\overline{\text{SCK0}}$ high-level widths                 | $t_{\text{KH6}}$                    |  |      | 650                |      | ns   |    |
| $\overline{\text{SCK0}}$ low-level width                   | $t_{\text{KL6}}$                    |  |      | 800                |      | ns   |    |
| SB0, SB1 setup time<br>(to $\overline{\text{SCK0}}$ ↑)     | $t_{\text{SIK6}}$                   |  |      | 100                |      | ns   |    |
| SB0, SB1 hold time<br>(from $\overline{\text{SCK0}}$ ↑)    | $t_{\text{KSI6}}$                   |  |      | $t_{\text{CY6}}/2$ |      | ns   |    |
| $\overline{\text{SCK0}}$ ↓ → SB0, SB1<br>output delay time | $t_{\text{KSO6}}$                   | R = 1 kΩ, C = 100 pF <sup>Note</sup>                 |      | 0                  |      | 300  | ns |
| $\overline{\text{SCK0}}$ rise, fall time                   | $t_{\text{r6}},$<br>$t_{\text{f6}}$ | When using external device expansion<br>function     |      |                    |      | 160  | ns |
|  |                                     | When not using external device<br>expansion function |      |                    |      | 1000 | ns |

**Note** R and C are the  $\overline{\text{SCK0}}$ , SB0, and SB1 output line load resistance and load capacitance.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

| Parameter   | Symbol                                 | Test Conditions                | MIN.                     | TYP. | MAX. | Unit |
|---|--|--------------------------------|--------------------------|------|------|------|
| SCK1 cycle time                                       | t <sub>KCY7</sub>                      | V <sub>DD</sub> = 4.5 to 5.5 V | 800                      |      |      | ns   |
|   |  |                                | 1600                     |      |      | ns   |
| SCK1 high-/low-level widths                           | t <sub>KH7</sub> ,<br>t <sub>KL7</sub> | V <sub>DD</sub> = 4.5 to 5.5 V | t <sub>KCY7</sub> /2-50  |      |      | ns   |
|   |  |                                | t <sub>KCY7</sub> /2-100 |      |      | ns   |
| S11 setup time<br>(to $\overline{\text{SCK1}}$ ↑)     | t <sub>SIK7</sub>                      | V <sub>DD</sub> = 4.5 to 5.5 V | 300                      |      |      | ns   |
|   |  |                                | 350                      |      |      | ns   |
| S11 hold time<br>(from $\overline{\text{SCK1}}$ ↑)    | t <sub>KSI7</sub>                      |                                | 400                      |      |      | ns   |
| $\overline{\text{SCK1}}$ ↓ → SO1<br>output delay time | t <sub>KSO7</sub>                      | C = 100 pF <sup>Note</sup>     |                          |      | 300  | ns   |

**Note** C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

| Parameter   | Symbol                                 | Test Conditions                                      | MIN. | TYP. | MAX. | Unit |
|---|--|--|------|------|------|------|
| SCK1 cycle time                                       | t <sub>KCY8</sub>                      | V <sub>DD</sub> = 4.5 to 5.5 V                       | 800  |      |      | ns   |
|   |  |  | 1600 |      |      | ns   |
| SCK1 high-/low-level widths                           | t <sub>KH8</sub> ,<br>t <sub>KL8</sub> | V <sub>DD</sub> = 4.5 to 5.5 V                       | 400  |      |      | ns   |
|   |  |  | 800  |      |      | ns   |
| S11 setup time<br>(to $\overline{\text{SCK1}}$ ↑)     | t <sub>SIK8</sub>                      |  | 100  |      |      | ns   |
| S11 hold time<br>(from $\overline{\text{SCK1}}$ ↑)    | t <sub>KSI8</sub>                      |  | 400  |      |      | ns   |
| $\overline{\text{SCK1}}$ ↓ → SO1<br>output delay time | t <sub>KSO8</sub>                      | C = 100 pF <sup>Note</sup>                           |      |      | 300  | ns   |
| SCK1 rise, fall time                                  | t <sub>r8</sub> ,<br>t <sub>f8</sub>   | When using external device expansion<br>function     |      |      | 160  | ns   |
|   |  | When not using external device<br>expansion function |      |      | 1000 | ns   |

**Note** C is the SO1 output line load capacitance.

(iii) Automatic transmission/reception function 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

| Parameter   | Symbol             | Test Conditions   | MIN.                     | TYP. | MAX.                     | Unit |
|---|--------------------|---|--------------------------|------|--------------------------|------|
| SCK1 cycle time   | t <sub>KCY9</sub>  | V <sub>DD</sub> = 4.5 to 5.5 V                              | 800                      |      |                          | ns   |
|   |                    |   | 1600                     |      |                          | ns   |
| SCK1 high-/low-level widths                               | t <sub>KH9</sub> , | V <sub>DD</sub> = 4.5 to 5.5 V                              | t <sub>KCY9</sub> /2-50  |      |                          | ns   |
|   | t <sub>KL9</sub>   |   | t <sub>KCY9</sub> /2-100 |      |                          | ns   |
| SI1 setup time (to $\overline{\text{SCK1}}$ ↑)            | t <sub>SIK9</sub>  | V <sub>DD</sub> = 4.5 to 5.5 V                              | 100                      |      |                          | ns   |
|   |                    |   | 150                      |      |                          | ns   |
| SI1 hold time (from $\overline{\text{SCK1}}$ ↑)           | t <sub>KSI9</sub>  |   | 400                      |      |                          | ns   |
| $\overline{\text{SCK1}}$ ↓ → SO1 output delay time        | t <sub>KSO9</sub>  | C = 100 pF <sup>Note</sup>   V <sub>DD</sub> = 4.5 to 5.5 V |                          |      | 300                      | ns   |
| $\overline{\text{SCK1}}$ ↑ → STB ↑                        | t <sub>SB0</sub>   |   | t <sub>KCY9</sub> /2-100 |      | t <sub>KCY9</sub> /2+100 | ns   |
| Strobe signal high-level width                            | t <sub>SBW</sub>   |   | t <sub>KCY3</sub> -30    |      | t <sub>KCY3</sub> +30    | ns   |
| Busy signal setup time (to busy signal detection timing)  | t <sub>BYS</sub>   |   | 100                      |      |                          | ns   |
| Busy signal hold time (from busy signal detection timing) | t <sub>BYH</sub>   | V <sub>DD</sub> = 4.5 to 5.5 V                              | 100                      |      |                          | ns   |
|   |                    |   | 150                      |      |                          | ns   |
| Busy inactivation → $\overline{\text{SCK1}}$ ↓            | t <sub>SPS</sub>   |   |                          |      | 2t <sub>KCY9</sub>       | ns   |

**Note** C is the SO1 output line load capacitance.

(iv) Automatic transmission/reception function 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

| Parameter  | Symbol                                 | Test Conditions                                   | MIN. | TYP. | MAX. | Unit |
|--|--|---|------|------|------|------|
| SCK1 cycle time                                    | t <sub>KCY10</sub>                     | V <sub>DD</sub> = 4.5 V to 5.5 V                  | 800  |      |      | ns   |
|  |  |   | 1600 |      |      | ns   |
| SCK1 high-/low-level widths                        | t <sub>KH10</sub> ,                    | V <sub>DD</sub> = 4.5 V to 5.5 V                  | 400  |      |      | ns   |
|  | t <sub>KL10</sub>                      |   | 800  |      |      | ns   |
| SI1 setup time (to $\overline{\text{SCK1}}$ ↑)     | t <sub>SIK10</sub>                     |   | 100  |      |      | ns   |
| SI1 hold time (from $\overline{\text{SCK1}}$ ↑)    | t <sub>KSI10</sub>                     |   | 400  |      |      | ns   |
| $\overline{\text{SCK1}}$ ↓ → SO1 output delay time | t <sub>KSO10</sub>                     | C = 100 pF <sup>Note</sup>                        |      |      | 300  | ns   |
| SCK1 rise, fall time                               | t <sub>R10</sub> ,<br>t <sub>F10</sub> | When using external device expansion function     |      |      | 160  | ns   |
|  |  | When not using external device expansion function |      |      | 1000 | ns   |

**Note** C is the SO1 output line load capacitance.

(c) Serial Interface Channel 2

(i) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$  ... internal clock output)

| Parameter  | Symbol             | Test Conditions                                 | MIN.                     | TYP. | MAX. | Unit |
|--|--------------------|---|--------------------------|------|------|------|
| SCK2 cycle time  | $t_{\text{KCY11}}$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 800                      |      |      | ns   |
|  |                    |   | 1600                     |      |      | ns   |
| SCK2 high-/low-level widths                                | $t_{\text{KH11}},$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | $t_{\text{KCY11}}/2-50$  |      |      | ns   |
|  | $t_{\text{KL11}}$  |   | $t_{\text{KCY11}}/2-100$ |      |      | ns   |
| SI2 setup time<br>(to $\overline{\text{SCK2}} \uparrow$ )  | $t_{\text{SIK11}}$ | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ | 100                      |      |      | ns   |
|  |                    |   | 150                      |      |      | ns   |
| SI2 hold time<br>(from $\overline{\text{SCK2}} \uparrow$ ) | $t_{\text{KSI11}}$ |   | 400                      |      |      | ns   |
| SCK2 $\downarrow \rightarrow$ SO2<br>output delay time     | $t_{\text{KSO11}}$ | $C = 100 \text{ pF}^{\text{Note}}$              |                          |      | 300  | ns   |

**Note** C is the SO2 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$  ... external clock input)

| Parameter  | Symbol                                | Test Conditions                                      | MIN. | TYP. | MAX. | Unit |
|--|---------------------------------------|--|------|------|------|------|
| SCK2 cycle time  | $t_{\text{KCY12}}$                    | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$      | 800  |      |      | ns   |
|  |                                       |  | 1600 |      |      | ns   |
| SCK2 high-/low-level widths                                | $t_{\text{KH12}},$                    | $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$      | 400  |      |      | ns   |
|  | $t_{\text{KL12}}$                     |  | 800  |      |      | ns   |
| SI2 setup time<br>(to $\overline{\text{SCK2}} \uparrow$ )  | $t_{\text{SIK12}}$                    |  | 100  |      |      | ns   |
| SI2 hold time<br>(from $\overline{\text{SCK2}} \uparrow$ ) | $t_{\text{KSI12}}$                    |  | 400  |      |      | ns   |
| SCK2 $\downarrow \rightarrow$ SO2<br>output delay time     | $t_{\text{KSO12}}$                    | $C = 100 \text{ pF}^{\text{Note}}$                   |      |      | 300  | ns   |
| SCK2 rise, fall time                                       | $t_{\text{R12}},$<br>$t_{\text{F12}}$ | When using external device expansion<br>function     |      |      | 160  | ns   |
|  |                                       | When not using external device<br>expansion function |      |      | 1000 | ns   |

**Note** C is the SO2 output line load capacitance.




(iii) UART mode (dedicated baud rate generator output)

| Parameter     | Symbol | Test Conditions                | MIN. | TYP. | MAX.  | Unit |
|---------------|--------|--------------------------------|------|------|-------|------|
| Transfer rate |        | V <sub>DD</sub> = 4.5 to 5.5 V |      |      | 78125 | bps  |
|               |        |                                |      |      | 39063 | bps  |



(iv) UART mode (external clock input)

| Parameter                   | Symbol                                   | Test Conditions                                   | MIN. | TYP. | MAX.  | Unit |
|-----------------------------|--|---|------|------|-------|------|
| ASCK cycle time             | t <sub>KCY13</sub>                       | V <sub>DD</sub> = 4.5 to 5.5 V                    | 800  |      |       | ns   |
|                             |  |   | 1600 |      |       | ns   |
| ASCK high-/low-level widths | t <sub>KH13</sub> ,<br>t <sub>KL13</sub> | V <sub>DD</sub> = 4.5 to 5.5 V                    | 400  |      |       | ns   |
|                             |  |   | 800  |      |       | ns   |
| Transfer rate               |  | V <sub>DD</sub> = 4.5 to 5.5 V                    |      |      | 39063 | bps  |
|                             |  |   |      |      | 19531 | bps  |
| ASCK rise, fall time        | t <sub>R13</sub> ,<br>t <sub>F13</sub>   | When using external device expansion function     |      |      | 160   | ns   |
|                             |  | When not using external device expansion function |      |      | 1000  | ns   |


AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




Read/Write Operations


External fetch (no wait):




External fetch (wait insertion):



External data access (no wait):




External data access (wait insertion):




Serial Transfer Timing

3-wire serial I/O mode:




**Remark**  $m = 1, 2, 7, 8, 11$  or  $12$   
 $n = 2, 8$  or  $12$


SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:



Automatic transmission/reception function 3-wire serial I/O mode:




Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



**Note** The signals are not actually low here, but are represented in this way to show the timing convention.

**UART Mode (External Clock Input)**



**A/D Converter Characteristics** ( $T_A = -40$  to  $+85$  °C,  $AV_{DD} = V_{DD} = 2.7$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

| Parameter                          | Symbol       | Test Conditions | MIN.                      | TYP. | MAX.        | Unit |
|------------------------------------|--------------|-----------------|---------------------------|------|-------------|------|
| Resolution                         |              |                 | 8                         | 8    | 8           | bit  |
| Total error <sup>Note</sup>        |              | IEAD = 00H      |                           |      | 0.6         | %    |
|                                    |              | IEAD = 01H      | $V_{DD} = 4.5$ to $5.5$ V |      | 1           | 2.2  |
| Conversion time                    | $t_{CONV}$   |                 | 19.1                      |      | 200         | μs   |
| Sampling time                      | $t_{SAMP}$   |                 | $24/f_{xx}$               |      |             | μs   |
| Analog input voltage               | $V_{IAN}$    |                 | $AV_{SS}$                 |      | $AV_{REF0}$ | V    |
| Reference voltage                  | $AV_{REF0}$  |                 | 2.7                       |      | $AV_{DD}$   | V    |
| $AV_{REF0}$ - $AV_{SS}$ resistance | $RA_{IREF0}$ |                 | 4                         | 14   |             | kΩ   |

**Note** Excluding quantization error ( $\pm 1/2$  LSB). Shown as a percentage of the full scale value.

**Remarks** 1.  $f_{xx}$ : Main system clock frequency ( $f_x$  or  $f_x/2$ ).  
 2.  $f_x$ : Main system clock oscillation frequency.

**D/A Converter Characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

| Parameter                | Symbol      | Test Conditions                     | MIN.                      | TYP. | MAX.     | Unit |
|--------------------------|-------------|-------------------------------------|---------------------------|------|----------|------|
| Resolution               |             |                                     |                           |      | 8        | bit  |
| Total error              |             | $R = 2$ MΩ <sup>Note1</sup>         |                           |      | 1.2      | %    |
|                          |             | $R = 4$ MΩ <sup>Note1</sup>         |                           |      | 0.8      | %    |
|                          |             | $R = 10$ MΩ <sup>Note1</sup>        |                           |      | 0.6      | %    |
| Settling time            |             | $C = 30$ pF <sup>Note1</sup>        | $V_{DD} = 4.5$ to $5.5$ V |      | 10       | μs   |
|                          |             |                                     |                           |      | 15       | μs   |
| Output resistor          | $R_o$       | DACS0, DACS1 = 55H <sup>Note2</sup> |                           | 10   |          | kΩ   |
| Analog reference voltage | $AV_{REF1}$ |                                     | 2.7                       |      | $V_{DD}$ | V    |
| $AV_{REF1}$ current      | $I_{REF1}$  | <b>Note2</b>                        |                           |      | 1.5      | mA   |

**Notes** 1. R and C are the D/A converter output pin load resistance and load capacitance.  
 2. Value for one D/A converter channel.


**Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics** ( $T_A = -40$  to  $85$  °C)

| Parameter                           | Symbol            | Test Conditions   | MIN. | TYP.         | MAX. | Unit |
|-------------------------------------|-------------------|---|------|--------------|------|------|
| Data retention supply voltage       | V <sub>DDDR</sub> |   | 2.0  |              | 5.5  | V    |
| Data retention supply current       | I <sub>DDDR</sub> | V <sub>DDDR</sub> = 2.0 V<br>Subsystem clock stopped,<br>feedback resistor disconnected |      | 0.1          | 10   | μA   |
| Release signal setup time           | t <sub>SREL</sub> |   | 0    |              |      | μs   |
| Oscillation stabilization wait time | t <sub>WAIT</sub> | Release by $\overline{\text{RESET}}$  |      | $2^{17}/f_x$ |      | ms   |
|                                     |                   | Release by interrupt  |      | <b>Note</b>  |      | ms   |


**Note**  $2^{12}/f_{xx}$ , or  $2^{14}/f_{xx}$  through  $2^{17}/f_{xx}$  can be selected by bits 0 to 2 (OSTS0-OSTS2) of the oscillation stabilization time selection register.

**Remarks**  $f_{xx}$ : Main system clock frequency  
 $f_x$ : Main system clock oscillation frequency

**Data Retention Timing (STOP mode released by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby released signal: STOP mode released by interrupt signal)**






**Interrupt Input Timing**



**RESET Input Timing**




**IEBus Controller Characteristics** ( $T_A = -40$  to  $85$  °C,  $V_{DD} = 5\text{ V} \pm 10\%$ )

| Parameter   | Symbol | Test Conditions                              | MIN.                    | TYP. | MAX. | Unit          |
|---|--------|--|-------------------------|------|------|---------------|
| IEBus controller system clock frequency                   | $f_s$  | When using mode 0 or mode 1 <sup>Note1</sup> | 5.91                    | 6.00 | 6.09 | MHz           |
|   |        |  | 6.20                    | 6.29 | 6.39 | MHz           |
|   |        | When using mode 2 <sup>Note1</sup>           | 5.97                    | 6.00 | 6.03 | MHz           |
|   |        |  | 6.26                    | 6.29 | 6.32 | MHz           |
| Driver delay time<br>( $\overline{TX}$ output → Bus line) |        | $C = 50\text{ pF}^{\text{Note2}}$            | $f_s = 6.00\text{ MHz}$ |      | 1.6  | $\mu\text{s}$ |
|   |        |  | $f_s = 6.29\text{ MHz}$ |      | 1.5  | $\mu\text{s}$ |
| Receiver delay time<br>(Bus line → $\overline{RX}$ input) |        | $f_s = 6.00\text{ MHz}$                      |                         |      | 0.75 | $\mu\text{s}$ |
|   |        | $f_s = 6.29\text{ MHz}$                      |                         |      | 0.7  | $\mu\text{s}$ |
| Propagation delay time on the bus                         |        | $f_s = 6.00\text{ MHz}$                      |                         |      | 0.90 | $\mu\text{s}$ |
|   |        | $f_s = 6.29\text{ MHz}$                      |                         |      | 0.85 | $\mu\text{s}$ |


**Notes** 1. Values in lower line do not satisfy the standard as IEBus.

2. C is the  $\overline{TX}$  output line load capacitance.

12. CHARACTERISTIC CURVES (REFERENCE VALUES)




$I_{DD}$  vs  $V_{DD}$  ( $f_x = 6.0$  MHz,  $f_{xx} = 4.0$  MHz)



13. PACKAGE DRAWING

80 PIN PLASTIC QFP (□14)



**NOTE**

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S80GC-65-3B9-3

| ITEM | MILLIMETERS                            | INCHES                                    |
|------|--|---|
| A    | 17.2±0.4                               | 0.677±0.016                               |
| B    | 14.0±0.2                               | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| C    | 14.0±0.2                               | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| D    | 17.2±0.4                               | 0.677±0.016                               |
| F    | 0.8                                    | 0.031                                     |
| G    | 0.8                                    | 0.031                                     |
| H    | 0.30±0.10                              | 0.012 <sup>+0.004</sup> <sub>-0.005</sub> |
| I    | 0.13                                   | 0.005                                     |
| J    | 0.65 (T.P.)                            | 0.026 (T.P.)                              |
| K    | 1.6±0.2                                | 0.063±0.008                               |
| L    | 0.8±0.2                                | 0.031 <sup>+0.009</sup> <sub>-0.008</sub> |
| M    | 0.15 <sup>+0.10</sup> <sub>-0.05</sub> | 0.006 <sup>+0.004</sup> <sub>-0.003</sub> |
| N    | 0.10                                   | 0.004                                     |
| P    | 2.7                                    | 0.106                                     |
| Q    | 0.1±0.1                                | 0.004±0.004                               |
| S    | 3.0 MAX.                               | 0.119 MAX.                                |

**14. RECOMMENDED SOLDERING CONDITIONS**

These products should be soldered and mounted under the conditions recommended below.

For details on the recommended soldering conditions, refer to information document “**Semiconductor Device Mounting Technology Manual**” (IEI-1207).

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

**Table 14-1. Soldering Conditions for Surface Mount Devices**

**μPD78094GC-xxx-3B9: 80-pin plastic QFP (14 x 14 mm)**

**μPD78095GC-xxx-3B9: 80-pin plastic QFP (14 x 14 mm)**

**μPD78096GC-xxx-3B9: 80-pin plastic QFP (14 x 14 mm)**

**μPD78098AGC-xxx-3B9: 80-pin plastic QFP (14 x 14 mm)**

| Soldering Method    | Soldering Conditions   | Symbol    |
|---------------------|--|-----------|
| Infrared ray reflow | Package peak temperature: 235 °C,<br>Reflow time: 30 seconds or less (at 210 °C or higher),<br>Number of reflow processes: 2 or less<br>< Cautions ><br>(1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow.<br>(2) Do not perform flux cleaning with water after the first reflow. | IR35-00-2 |
| VPS                 | Package peak temperature: 215 °C,<br>Reflow time: 40 seconds or less (at 200 °C or higher),<br>Number of reflow processes: 2 or less<br>< Cautions ><br>(1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow.<br>(2) Do not perform flux cleaning with water after the first reflow. | VP15-00-2 |
| Wave soldering      | Solder temperature: 260 °C or below,<br>Flow time: 10 seconds or less, Number of flow processes: 1,<br>Preheating temperature: 120°C max. (package surface temperature)  | WS60-00-1 |
| Partial heating     | Pin temperature: 300 °C or below,<br>Flow time: 3 seconds or less (per device side)  | —         |

**APPENDIX A. DEVELOPMENT TOOLS**

The following tools are available for system development using the μPD78098 subseries.

**Language Processing Software**

|                                   |  |
|-----------------------------------|--|
| RA78K/0 <sup>Note 1, 2, 3</sup>   | Assembler package used in common for the 78K/0 series              |
| CC78K/0 <sup>Note 1, 2, 3</sup>   | C compiler package used in common for the 78K/0 series             |
| DF78098 <sup>Note 1, 2, 3</sup>   | Device file used for the μPD78098 subseries                        |
| CC78K/0-L <sup>Note 1, 2, 3</sup> | C compiler library source file used in common for the 78K/0 series |

**PROM Writing Tools**

|   |   |
|---|---|
| PG-1500                                 | PROM programmer                             |
| PA-78P054GC<br>PA-78P054KK-T            | Programmer adapter connected to the PG-1500 |
| PG-1500 Controller <sup>Note 1, 2</sup> | Control program for the PG-1500             |

**Debugging Tools**

|                                    |   |
|------------------------------------|---|
| IE-78000-R                         | In-circuit emulator used in common for the 78K/0 series                 |
| IE-78000-R-BK                      | Break board used in common for the 78K/0 series                         |
| IE-78098-R-EM                      | Emulation board for evaluation of the μPD78098 subseries                |
| EP-78230GC-R                       | Emulation probe used in common for the μPD78234 subseries               |
| EV-9200GC-80                       | Socket mounted on the user system board prepared for 80-pin plastic QFP |
| EV-9900                            | Tool used for removing the μPD78P098AKK-T from the EV-9200GF-80.        |
| SM78K0 <sup>Note 4, 5</sup>        | System simulator used in common for the 78K/0 series                    |
| SD78K/0 <sup>Note 1, 2</sup>       | Screen debugger for the IE-78000-R                                      |
| DF78098 <sup>Note 1, 2, 4, 5</sup> | Device file used for the μPD78098 subseries                             |

**Real-Time OS**

|                                 |  |
|---------------------------------|--|
| RX78K/0 <sup>Note 1, 2, 3</sup> | Real-time OS used for the 78K/0 series |
| MX78K0 <sup>Note 1, 2, 3</sup>  | OS used for the 78K/0 series           |

**Fuzzy Inference Development Support System**

|  |                                    |
|--|------------------------------------|
| FE9000 <sup>Note 1</sup> /FE9200 <sup>Note 5</sup> | Fuzzy knowledge data creation tool |
| FT9080 <sup>Note 1</sup> /FT9085 <sup>Note 2</sup> | Translator                         |
| F178K0 <sup>Note 1, 2</sup>                        | Fuzzy inference module             |
| FD78K0 <sup>Note 1, 2</sup>                        | Fuzzy inference debugger           |

**Notes** 1. Based on PC-9800 series (MS-DOS™)

2. Based on IBM PC/AT™ (PC DOS™)

3. Based on HP9000 series 300™, HP9000 series 700™ (HP-UX™), SPARCstation™ (SunOS™), and EWS-4800 series (EWS-UX/V)

4. Based on PC-9800 series (MS-DOS + Windows™)

5. Based on IBM PC/AT (PC DOS + Windows)

**Remark** Use the RA78K/0, CC78K/0, SM78K0, and SD78K/0 in combination with the DF78098.

## APPENDIX B. RELATED DOCUMENTS

## Documents Related to Devices

| Document   | Document No. |                |
|--|--------------|----------------|
|  | Japanese     | English        |
| μPD78P098A Preliminary Product Information         | IP-9135      | In preparation |
| μPD78098 Subseries User's Manual                   | IEU-854      | IEU-1381       |
| 78K/0 Series User's Manual—Instructions            | IEU-849      | IEU-1372       |
| 78K/0 Series Instruction Table                     | IEM-5522     | —              |
| 78K/0 Series Instruction Set                       | IEM-5521     | —              |
| μPD78098 Subseries Special Function Register Table | IEM-5591     | —              |
| 78K/0 Series Application Note—Basic III            | IEA-767      | In preparation |

## Documents Related to Development Tools (User's Manual)

| Document   |                      | Document No. |                |
|--|----------------------|--------------|----------------|
|  |                      | Japanese     | English        |
| RA78K Series Assembler Package                   | Operation            | EEU-809      | EEU-1399       |
|  | Language             | EEU-815      | EEU-1404       |
| RA78K Series Structured Assembler Preprocessor   |                      | EEU-817      | EEU-1402       |
| CC78K Series C Compiler                          | Operation            | EEU-656      | EEU-1280       |
|  | Language             | EEU-655      | EEU-1284       |
| CC78K Series Library Source File                 |                      | EEU-777      | —              |
| CC78K/0 C Compiler Application Note              | Programming Know-How | EEA-618      | In preparation |
| PG-1500 PROM Programmer                          |                      | EEU-651      | EEU-1335       |
| PG-1500 Controller PC-9800 Series (MS-DOS based) |                      | EEU-704      | Planned        |
| PG-1500 Controller IBM PC Series (PC DOS based)  |                      | EEU-5008     | EEU-1291       |
| IE-78000-R                                       |                      | EEU-810      | EEU-1398       |
| IE-78000-R-BK                                    |                      | EEU-867      | EEU-1427       |
| IE-78098-R-EM                                    |                      | EEU-933      | EEU-1473       |
| EP-78230   |                      | EEU-985      | EEU-1515       |
| SM78K0 System Simulator                          | Reference            | EEU-5002     | In preparation |
| SD78K/0 Screen Debugger                          | Introduction         | EEU-852      | —              |
| PC-9800 Series (MS-DOS based)                    | Reference            | EEU-816      | —              |
| SD78K/0 Screen Debugger                          | Introduction         | EEU-5024     | EEU-1414       |
| IBM PC/AT (PC DOS based)                         | Reference            | EEU-993      | EEU-1413       |

**Caution** The contents of the documents listed above are subject to change without prior notice. Make sure to use the latest edition when starting design.

**Documents Related to Embedded Software (User's Manual)**

| Document   |              | Document No. |          |
|--|--------------|--------------|----------|
|  |              | Japanese     | English  |
| 78K/0 Series Real-time OS  | Basic        | EEU-912      | —        |
|  | Installation | EEU-911      | —        |
|  | Technical    | EEU-913      | —        |
| 78K/0 Series OS MX78K0   | Basic        | EEU-5010     | —        |
| Fuzzy Knowledge Data Creation Tool   |              | EEU-829      | EEU-1438 |
| 78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System Translator |              | EEU-862      | EEU-1444 |
| 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module       |              | EEU-858      | EEU-1441 |
| 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Debugger     |              | EEU-921      | EEU-1458 |

**Other Documents**

| Document   | Document No. |          |
|--|--------------|----------|
|  | Japanese     | English  |
| Package Manual   | IEI-635      | IEI-1213 |
| Semiconductor Device Mounting Technology Manual              | IEI-616      | IEI-1207 |
| NEC Semiconductor Device Quality Grades                      | IEI-620      | IEI-1209 |
| NEC Semiconductor Device Reliability/Quality Control System  | IEM-5068     | —        |
| Electrostatic Discharge (ESD) Test                           | MEM-539      | —        |
| Semiconductor Device Quality Assurance Guide                 | MEI-603      | MEI-1202 |
| Microcomputer-Related Product Guide – Third Party Products – | MEI-604      | —        |

**Caution** The contents of the documents listed above are subject to change without prior notice. Be sure to use the latest edition when starting design.



## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, IEBus, and Inter Equipment Bus are trademarks of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 300, HP9000 series 700, and HP-UX are trademarks of Hewlett Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

“Standard”, “Special”, and “Specific”. The Specific quality grade applies only to devices developed based on a customer designated “quality assurance program” for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in “Standard” unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.