IDT's ADC demo board is suitable for dynamic performance evaluations from low to high IF configuration. The FPGA eases the evaluation and analysis of the ADC dynamic and enables use of the full JESD204A feature set.

Features

  • SMA connector for clock and analog inputs signal
  • On board Data clock generator for ADC and FPGA
  • On Board Virtex 5 FPGA for data acquisition
  • Single POWER supply ( on board regulators )

descriptionDocumentation

file_downloadDownloads