The V850E/ME2 is a 32-bit single-chip microcontroller that incorporates cache, data RAM, instruction RAM, and various peripheral functions such as memory controllers, a DMA controller, timer/counter, serial interfaces, USB function controller  (USBF), and an A/D converter for realizing high-capacity data processing and sophisticated real-time control.


Key Features:

  • Power supply voltage:
    • Internal: 1.4 to 1.65 V
    • External: 3.0 to 3.6 V


  • Max. frequency 150 MHz
  • Internal memory Instruction RAM: 128 KB / Data RAM: 16 KB
  • Package: 176-pin plastic QFP (fine pitch) (24 x 24)
  • Number of instructions: 80
  • Minimum instruction execution time: 15 ns/10 ns/7.5 ns/6.7 ns (at internal 66 MHz/100 MHz/133 MHz/150 MHz operation)
  • General-purpose registers: 32 bits x 32
  • Instruction set: V850E CPU
    • Signed multiplication (16 bits x 16 bits -> 32 bits or 32 bits x 32 bits -> 64 bits): 1 to 2 clocks
    • Saturated operation instructions (with overflow/underflow detection function)
    • 32-bit shift instructions: 1 clock
    • Bit manipulation instructions
    • Load/store instructions with long/short format
    • Signed load instructions


  • Memory space: 256 MB linear address space (common program/data use)
    • Chip select output function: 8 spaces
    • Memory block division function: 2, 4, 6, 8, 64 MB/block
    • Programmable wait function
    • Idle state insertion function


  • External bus interface:
    • 32-bit data bus (address/data separated)
    • 32-/16-/8-bit bus sizing function
    • External bus division function: 1/1, 1/2, 1/3, 1/4 (66 MHz MAX.)
    • Bus hold function
    • External wait function
    • Address setup wait function
    • Endian control function


  • Instruction cache 8 KB 2-way set associative
  • Interrupts/exceptions:
    • External interrupts: 40 (including NMI)
    • Internal interrupts: 59 sources
    • Exceptions: 2 sources
    • Eight levels of priorities can be set.


  • Memory access controller:
    • SDRAM controller (compatible with SDRAM)
    • Page ROM controller
    • Speculative read/write buffer function


  • DMA controller: 4 channels
    • Transfer unit: 8 bits/16 bits/32 bits
    • Maximum transfer count: 65,536 (216)
    • Transfer type: Flyby (1-cycle)/2-cycle
    • Transfer mode: Single/Single step/Block
    • Transfer target: Memory <-> memory, memory <-> I/O
    • Transfer request: External request/On-chip peripheral I/O/Software
    • DMA transfer terminate (terminal count) output signal
    • Next address setting function


  • I/O lines: Input ports: 1 / I/O ports: 77


  • Timer functions:
    • 16-bit timer/event counter: 6 channels (no capture operation for 2 channels)
    • 16-bit timers: 6 - 16-bit capture/compare registers: 12
    • 16-bit interval timer: 4 channels
    • Up/down counter/timer for 16-bit 2-phase encoder input: 2 channels
    • 16-bit capture/compare registers: 4 - 16-bit compare registers: 4


  • Serial interfaces:
    • Asynchronous serial interface B (UARTB) and Clocked serial interface 3 (CSI3) available
    • CSI3/UARTB: 1 channel
    • UARTB: 1 channel
    • CSI3: 1 channel


  • USB function controller (USBF):
    • 1 channel Full speed (12 Mbps)
    • Endpoint Control transfer: 64 bytes x 2
    • Interrupt transfer: 8 bytes x 2
    • Bulk transfer (IN): 64 bytes x 2 banks x 2
    • Bulk transfer (OUT): 64 bytes x 2 banks x 2


  • A/D converter: 10-bit resolution A/D converter: 8 channels
  • PWM (Pulse Width Modulation): 16-bit resolution PWM: 2 channels
  • Clock generator: x 8 function using SSCG
  • Power-save function: HALT/IDLE mode
  • CMOS technology: All static circuits


Pin count – Memory size Lineup:

Program Flash

Below you will find information to support the development of your application.
You can find an explanation of orderable part numbers here.

Resources for Software and Hardware

Title Description
My Renesas Create a My Renesas account to use our tool download services, receive e-newsletter/update notifications, and take advantage of our other services.
e-learning Information for studying and learning about microcontrollers and microprocessors.
FAQ Frequently asked questions and useful hints for development.
Forum A forum and community site to share technical information, questions and opinions with others who use Renesas products.
Video Watch videos related to this product.


Software Design Support

Title Description
CS+ An integrated development environment that can be used for coding, assembling/compiling, and simulation. (Also included with Renesas Starter Kits.)
E1 A standard Renesas on-chip debugging emulator that enables users to carry out ample debugging for real development at low cost. (Also included with starter kits.)


Hardware Design Support

Title Description
Characteristics data Information on observed values. Please use this as reference data when developing your set.

Action Needed


The information contained herein has been provided by a member of Renesas Partners. This information is provided on the Renesas website provided for convenience and informational purposes only. Renesas is not responsible for the contents of this page or any changes or updates to the information posted on this page. Certain links provided herein permit you to leave this site and enter non-Renesas sites. These linked sites are not under control of Renesas. Renesas is not responsible for the contents of any linked site or any changes or updates to such sites. These links are provided for convenience and informational purposes only. The inclusion of any link does not imply endorsement by Renesas of any linked site.

Renesas's Publication of information regarding third-party products or services does not constitute an endorsement regarding the suitability of such products or services or a warranty, representation or endorsement of such products or services either alone or in combination with any of Renesas's product or service.