概览

简介

The SH7750R is a 32-bit RISC (reduced instruction set computer) microprocessor, featuring object code upward-compatibility with SH-1, SH-2, and SH-3 microcomputers. It includes an instruction cache, an operand cache with a choice of copy-back or write-through mode, and an MMU (memory management unit) with a 64-entry fully-associative unified TLB (translation look aside buffer). The SH7750R has a 16-kbyte instruction cache and a 32-kbyte data cache. The SH7750R has an on-chip bus state controller (BSC) that allows connection to DRAM and synchronous DRAM. Its 16-bit fixed-length instruction set enables program code size to be reduced by almost 50% compared with 32-bit instructions.

产品对比

应用

应用

  • Car Information System
  • Home

文档

设计和开发

软件与工具

软件与工具

Software title
Software type
公司
C/C++ Compiler Package for SuperH Family
C/C++ Compiler package for SuperH RISC engine Family. Simulator debugger and High-performance Embedded Workshop included.
Compiler/Assembler 瑞萨电子
MISRA C Rule Checker SQMlint
MISRA C Rule Checker (option)
Compiler/Assembler 瑞萨电子
E10A-USB HS0005KCU01H for H-UDI Interface
E10A-USB emulator not supporting AUD trace function.
Emulator 瑞萨电子
E10A-USB HS0005KCU02H for AUD Trace Function
E10A-USB emulator supporting AUD trace function.
Emulator 瑞萨电子
High-performance Embedded Workshop
Renesas integrated development environment (IDE) (for SuperH, RX, R8C, M32R, M16C, H8SX, H8S, H8, and 740 families).
IDE and Coding Tool 瑞萨电子
Simulator Debugger for SuperH Family
Simulator debugger for the SuperH RISC engine family [Support IDE : High-performance Embedded Workshop] (Note: This product is included in Compiler Package and is not available separately.)
Simulator 瑞萨电子
6 items

软件下载

类型 文档标题 日期
软件和工具 - 评估软件 登录后下载 ZIP 122.72 MB 日文
Upgrade - Compiler 登录后下载 ZIP 116.76 MB 日文
2 items

样例程序

模型