概览

描述

The 72V231 is a 2K x 9 First-In, First-Out memory with clocked read and write controls. It is a 3.3V version of the 72231 device. and is applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. It has 9-bit input and output ports. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dualclock operation.

特性

  • 10 ns read/write cycle time
  • 5V input tolerant
  • Read and Write clocks can be independent
  • Dual-Ported zero fall-through time architecture
  • Empty and Full Flags signal FIFO status
  • Programmable Almost-Empty and Almost-Full flags can be set to any depth
  • Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
  • Output Enable puts output data bus in high-impedance state
  • Available in 32-pin PLCC and TQFP packages
  • Industrial temperature range (–40C to +85C) is available

文档

文档标题 类型 日期
PDF241 KB
数据手册
PDF159 KB
应用文档
PDF645 KB
End Of Life Notice
PDF123 KB
指南
PDF611 KB
产品变更通告
PDF611 KB
产品变更通告
PDF472 KB
产品变更通告
PDF24 KB
产品变更通告
PDF252 KB
产品变更通告
PDF223 KB
产品变更通告
PDF164 KB
产品变更通告
PDF729 KB
产品变更通告
PDF38 KB
产品变更通告
PDF16 KB
产品变更通告
PDF47 KB
产品变更通告
PDF80 KB
产品变更通告
PDF26 KB
产品变更通告
PDF134 KB
产品变更通告
PDF150 KB
产品变更通告
PDF150 KB
产品变更通告
PDF49 KB
产品变更通告
PDF40 KB
产品变更通告
PDF274 KB
产品变更通告
PDF44 KB
产品变更通告

设计和开发

软件与工具

软件下载

文档标题 类型 日期
PDF645 KB
End Of Life Notice

模块

模块

Title Type Date
TAR32 KB
模型 - SPICE

支持