RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SY*-A0069A/E	Rev.	1.00
Title	S5D3 MCU Group, S5D5 MCU Group, S5D9 MCU Group, correction of SPI Data Control Register (SPDCR) bit		Information Category	Technical Notification		
Applicable Product	Renesas Synergy™ S5D3 MCU Group Renesas Synergy™ S5D5 MCU Group Renesas Synergy™ S5D9 MCU Group	Lot No.		S5D3 Microcontroller Group User's Manual Rev.1.10 S5D5 Microcontroller Group User's Manual Rev.1.30 S5D9 Microcontroller Group User's Manual Rev.1.30		
		All	Reference Document			

The description of SPDCR.SPBYT bit is corrected.

[before] example: S5D3

SPI Data Control Register (SPDCR)

SPBYT bit (SPI Byte Access Specification)

The SPBYT bit is used to set the data width of access to the SPI Data Register (SPDR). When SPBYT is 0, use word or half word access to SPDR. When SPBYT is 1 (SPLW is invalid), use byte access to SPDR.

When SPBYT is 1, set the SPI Data Length Setting (SPB[3:0]) bits in the SPI Command Register n (SPCMDn) to 0 bits. If SPB[3:0] are set to 9 to 16, 20, 24, or 32 bits, subsequent operation is not guaranteed.

[after]

SPI Data Control Register (SPDCR)

SPBYT bit (SPI Byte Access Specification)

The SPBYT bit is used to set the data width of access to the SPI Data Register (SPDR). When SPBYT is 0, use word or half word access to SPDR. When SPBYT is 1 (SPLW is invalid), use byte access to SPDR.

When SPBYT is 1, set the SPI Data Length Setting (SPB[3:0]) bits in the SPI Command Register n (SPCMDn) to 8 bits. If SPB[3:0] are set to 9 to 16, 20, 24, or 32 bits, subsequent operation is not guaranteed.

