Renesas clock dividers (clock frequency dividers) provide an output clock signal that is a divided frequency of the input. They can also be used as clock buffers and make multiple copies of the output frequency. Clock divider devices, when used in divide-by-1 mode, can also function as a fanout buffer.

The Renesas “8” series of fanout buffers and clock dividers feature fully differential internal architecture, even devices with single-ended I/Os. This improves jitter due to inherent common-mode noise rejection and improves output skew. The differential circuitry is constant-current and therefore injects less noise into system power supplies than single-ended solutions, reducing EMI compliance concerns.

Download:
Download: Clock Distribution Overview (PDF)
Download: Flexible Solutions for Fast Edge Rate and Low Phase Noise Requirements (PDF)

descriptionDocumentation

file_downloadDownloads

printNews & Additional Resources

Type Date Sort ascending
Low Dose Rate Acceptance Testing Page Mar 26, 2020
Standard Data Package Page Mar 20, 2020
Rad Hard SMD Test Flow Page Mar 20, 2020
Rad Hard Test Reports Page Mar 20, 2020