Date: Jan. 20, 2023

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A0122A/E	Rev.	1.00	
Title	Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification			
Applicable Product		Lot No.				
	RL78/H1D Group	Reference Document RL78/H1D User's Manual: Rev. 1.00 R01UH0756EJ0100 (Apr.				

This document describes misstatements found in the RL78/H1D User's Manual: Hardware Rev. 1.00 (R01UH0756EJ0100).

Corrections

Applicable Item	Applicable Page	Contents
8.3.4 Real-time clock control register 1 (RTCC1)	Page 344	Incorrect descriptions revised
Figure 8 - 21. Procedure for Reading Real-time Clock 2	Page 358	Incorrect descriptions revised
Figure 8 - 22. Procedure for Writing Real-time Clock 2	Page 359	Incorrect descriptions revised
38.3.2 Supply current characteristics	Page 1158 to Page 1160	Incorrect descriptions revised
39.3.2 Supply current characteristics	Page 1219 to Page 1222	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

No.		Corrections and Applicable Items								
		Document No.	English	R01UH0756EJ0100	document for corrections					
1	8.3.4 R	eal-time clock control	register 1 (RTCC1)	Page 344	Page 3					
2	Figure 8	3 - 21 Procedure for R	eading Real-time Clock 2	Page 358	Page 4					
3	Figure 8	3 - 22 Procedure for V	/riting Real-time Clock 2	Page 359	Page 4					
4	38.3.2	Supply current charact	teristics	Page 1158 to Page 1160	Page 5 to Page 7					
5	39.3.2	Supply current charact	teristics	Page 1219 to Page1222	Page 8 to Page 10					

Incorrect: Bold with underline; Correct: Gray hatched

Revision History

RL78/H1D Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0122A/E	Jan. 20, 2023	First edition issued
		Corrections No.1 to No.5 revised (this document)



Date: Jan. 20, 2023

1. 8.3.4 Real-time clock control register 1 (RTCC1) (Page 344)

Incorrect:

Figure 8 - 7. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

 Address: FFF9EH
 After reset: 00H
 R/W

 Symbol
 <7>
 <6>
 <5>
 <4>
 2
 <1>
 <0>

 RTCC1
 WALE
 WALIE
 RITE
 WAFG
 RIFG
 0
 RWST
 RWAIT

RWST	Wait status flag of real-time clock
0	Counter is operating.
1	Mode to read or write counter value

This status flag indicates whether the setting of the RWAIT bit is valid.

Before reading or writing the counter value, confirm that the value of this flag is 1.

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.

When RWAIT = 1, it takes up to one cycle of f_{RTC} until the counter value can be read or written (RWST = 1) Notes 1, 2

When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0. then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.

Date: Jan. 20, 2023

Correct:

Figure 8 - 7. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

 Address: FFF9EH
 After reset: 00H
 R/W

 Symbol
 <7>
 <6>
 <5>
 <4>
 <3>
 2
 <1>
 <0>

 RTCC1
 WALE
 WALIE
 RITE
 WAFG
 RIFG
 0
 RWST
 RWAIT

RWST	Wait status flag of real-time clock
0	Counter is operating.
1	Mode to read or write counter value

This status flag indicates whether the setting of the RWAIT bit is valid.

Before reading or writing the counter value, confirm that the value of this flag is 1.

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to one cycle of frc until the counter value can be read or written (RWST = 1) Notes 1, 2

When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.



2. Figure 8 - 21. Procedure for Reading Real-time Clock (Page 358)

Incorrect:

Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.

Note 2. Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

3. Figure 8 - 22. Procedure for Writing Real-time Clock (Page 359)

Incorrect:

Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.

Note 2. Be sure to confirm that RWST = 0 before setting **STOP** mode.

Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Cautions 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

Date: Jan. 20, 2023

Correct:

Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.

Note 2. Be sure to confirm that RWST = 0 before setting **HALT/STOP** mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

Correct:

Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.

Note 2. Be sure to confirm that RWST = 0 before setting **HALT/STOP** mode.

Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Cautions 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

not have to be set and only some registers may be written.

4. 38.3.2 Supply current characteristics (Page 1158 to Page 1160)

Incorrect:

38.3.2 Supply current characteristics

 $(TA = -40 \text{ to } +85^{\circ} \text{ C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVSS} = \text{VSS} = 0 \text{ V})$

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS	fiH = 24 MHz Note 3	Basic	V _{DD} = 5.0 V		1.7		mΑ
current Notes 1. Note 6		mode	(high-speed main)		operation	VDD = 3.0 V		1.7		
Notes 1, Note 6	lotes 1, Note 6	mode Note 5	mode Note 5		Normal	VDD = 5.0 V		3.7	6.2	
					operation	VDD = 3.0 V		3.7	6.2	

٦									
				fsub = 32.768 kHzNote 4	operation	Square wave input	4.7	9.2	1
				TA = +70°C		Resonator connection	5.1	9.2	
				fsuB = 32.768 kHzNote 4		Square wave input	5.2	12.6	
			TA = +85°C	operation	Resonator connection	5.7	12.6		

- Note 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX, column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

 The current flowing into AFE is not included.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1

 (Ultra-low power consumption oscillation). However, not including the current flowing into the realtime clock 2, 12-bit interval timer, and watchdog timer.
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$

Note 6. I_{DD1} do not include the current flowing to the AFE.

The current value of the RL78 microcontrollers is the sum of I_{DD1}, I_{DD2}, or I_{DD3} and AFE current (AV_{DD} systems) when the AFE operates in the operating mode, HALT mode, or STOP mode.

Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. fil: High-speed on-chip oscillator clock frequency.

Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 20, 2023

Correct:

38.3.2 Supply current characteristics

(TA = -40 to +85° C, 2.4 V ≤ AVDD = VDD ≤ 5.5 V, AVSS = VSS = 0 V)

(1/2)

				MIN.	TYP.	MAX.	Unit
rating HS	fiH = 24 MHz Note 3	Basic	VDD = 5.0 V		1.7		mA
de (high-speed main)		operation	VDD = 3.0 V		1.7		
mode Note 5	Normal	VDD = 5.0 V		3.7	6.2	1	
		operation	VDD = 3.0 V		3.7	6.2	1
	3	de (high-speed main)	de (high-speed main) operation node Note 5 Normal	de (high-speed main) mode Note 5	de (high-speed main) mode Note 5 operation VDD = 3.0 V Normal VDD = 5.0 V	de (high-speed main) mode Note 5 operation VDD = 3.0 V 1.7 Normal VDD = 5.0 V 3.7	de

7									٢
			fsuB = 32.768 kHzNote 4	Normal	Square wave input	4.7	9.2	1	l
			TA = +70°C	operation	Resonator connection	5.1	9.2		
			fsuB = 32.768 kHzNote 4		Square wave input	5.2	12.6		l
		TA = +85°C	operation	Resonator connection	5.7	12.6		l	

- **Note 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The following points apply in the HS (high-speed main) mode.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, LVD, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2. The current flowing into AFE is not included.

- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$

Note 6. IDD1 do not include the current flowing to the AFE.

The current value of the RL78 microcontrollers is the sum of I_{DD1}, I_{DD2}, or I_{DD3} and AFE current (AV_{DD} systems) when the AFE operates in the operating mode, HALT mode, or STOP mode.

- **Remark 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency.
- Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



 $(TA = -40 \text{ to } +85^{\circ} \text{ C}, 2.4 \text{ V} \le AV_{DD} = V_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fiH = 24 MHz Note 4	VDD = 5.0 V		0.42	1.83	mA
current	Note 2		mode Note.Z		V _{DD} = 3.0 V		0.42	1.83	
Notes 1, Note 9				fiH = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	1.38	
					V _{DD} = 3.0 V		0.39	1.38	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.26	1.55	mA
			mode Note.Z	VDD = 5.0 V	Resonator connection		0.40	1.68	
				fmx = 20 MHz Note 3,	Square wave input		0.25	1.55	
				VDD = 3.0 V	Resonator connection		0.40	1.68	
				fmx = 16 MHz Note 3,	Square wave input		0.23	1.22	
				VDD = 5.0 V	Resonator connection		0.36	1.39	
				fmx = 16 MHz Note 3,	Square wave input		0.22	1.22	
				VDD = 3.0 V	Resonator connection		0.35	1.39	
				fmx = 10 MHz Note 3,	Square wave input		0.19	0.82	
				VDD = 5.0 V	Resonator connection		0.29	0.90	
				fmx = 10 MHz Note 3,	Square wave input		0.18	0.82	
				VDD = 3.0 V	Resonator connection		0.28	0.90	

т		1						$\overline{}$
	IDD3		T _A = -40°C		0.20	0.59	μA	
	Note.6	Note.8	T _A = +25°C		0.26	0.72		ĺ
			T _A = +50°C		0.33	1.30		ĺ
			T _A = +70°C		0.53	2.60		ĺ
			T _A = +85°C		0.93	4.85		ĺ

- Note 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD. circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite. The current flowing into AFE is not included.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the real-time clock 2 is included. However, not including the current flowing into the 12-bit interval timer, 8-bit interval timer, and watchdog timer.
- Note 6. Not including the current flowing into the 12-bit interval timer, 8-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V₁₀ ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Date: Jan. 20, 2023

$(TA = -40 \text{ to } +85^{\circ} \text{ C}, 2.4 \text{ V} \le AV_{DD} = V_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fiH = 24 MHz Note 4	VDD = 5.0 V		0.42	1.83	mΑ
current Notes 1, Note 8	Note 2		mode Note 6		V _{DD} = 3.0 V		0.42	1.83	
Notes 1, Note 8				fiH = 16 MHz Note 4	VDD = 5.0 V		0.39	1.38	
					V _{DD} = 3.0 V		0.39	1.38	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.26	1.55	mA
			mode Note 6	VDD = 5.0 V	Resonator connection		0.40	1.68	
				fmx = 20 MHz Note 3,	Square wave input		0.25	1.55	
				VDD = 3.0 V	Resonator connection		0.40	1.68	
				fmx = 16 MHz Note 3,	Square wave input		0.23	1.22	
				VDD = 5.0 V	Resonator connection		0.36	1.39	
				fmx = 16 MHz Note 3,	Square wave input		0.22	1.22	
				VDD = 3.0 V	Resonator connection		0.35	1.39	
				fmx = 10 MHz Note 3,	Square wave input		0.19	0.82	
				VDD = 5.0 V	Resonator connection		0.29	0.90	
				fmx = 10 MHz Note 3,	Square wave input		0.18	0.82	
				VDD = 3.0 V	Resonator connection		0.28	0.90	

$\overline{}$							
	IDD3	STOP mode	Ta = -40°C		0.20	0.59	μA
		Note 8	T _A = +25°C		0.26	0.72	
			T _A = +50°C		0.33	1.30	
			T _A = +70°C		0.53	2.60	
			T _A = +85°C		0.93	4.85	

- Note 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The following points apply in the HS (high-speed main) mode.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except
 for those flowing into the LCD controller/driver, A/D converter, LVD circuit, I/O port, and on-chip
 pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. The current flowing into AFE is not included.

- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- Note 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as

HS (high-speed main) mode: 2.7 V ≤ V_∞ ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

Note 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Note 9. IDD2 and IDD3 do not include the current flowing to the AFE.

The current value of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} , or I_{DD3} and AFE current (AV_{DD} systems) when the AFE operates in the operating mode, HALT mode, or STOP mode.

Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main

system clock frequency)

Remark 2. fil: High-speed on-chip oscillator clock frequency

Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 4. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

Date: Jan. 20, 2023

Note 8. IDD2 and IDD3 do not include the current flowing to the AFE.

The current value of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} , or I_{DD3} and AFE current (AV_{DD} systems) when the AFE operates in the operating mode, HALT mode, or STOP mode.

 $\textbf{Remark 1.} \quad \textbf{f}_{\text{MX}}: \qquad \quad \textbf{High-speed system clock frequency (X1 clock oscillation frequency or external main}$

system clock frequency)

Remark 2. fin: High-speed on-chip oscillator clock frequency

Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



5. 39.3.2 Supply current characteristics (Page 1219 to Page1222)

Incorrect:

39.3.2 Supply current characteristics

 $(TA = -40 \text{ to } +85^{\circ} \text{ C}, 1.8 \text{ V} \le \text{AVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVSS} = \text{VSS} = 0 \text{ V})$

(1/2)

Parameter	Symbol	Conditions						TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed	fiH = 24 MHz Note 3	Basic	VDD = 5.0 V		1.7		mA
current		mode	main) Mode Note 5		operation	VDD = 3.0 V		1.7		
Note 1					Normal	VDD = 5.0 V		3.7	6.4	
					operation	VDD = 3.0 V		3.7	6.4	

т		1						
			fsub = 38.4 kHz Note 4	Normal	Square wave input	5.5	10.8	
			TA = +70°C	operation	Resonator connection	6.0	10.8	
			fsuB = 38.4 kHz Note 4	Normal	Square wave input	6.1	14.8	
			TA = +85°C	operation	Resonator connection	6.7	14.8	

- Note 1. Total current flowing into V_{DD} and AV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX, column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite. The current flowing into AFE is not included.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1

 (Ultra-low power consumption oscillation). However, not including the current flowing into the realtime clock 2, 12-bit interval timer, and watchdog timer.
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V ≤ V_{DD} ≤ 5.5 V @ 1 MHz to 8 MHz

- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fh: High-speed on-chip oscillator clock frequency.
- Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- **Remark 4.** Except subsystem clock operation, temperature condition for the TYP. value is $T_A = 25^{\circ}C$.

Date: Jan. 20, 2023

Correct:

39.3.2 Supply current characteristics

(TA = -40 to +85° C, 1.8 V \leq AVDD = VDD \leq 5.5 V, AVSS = VSS = 0 V)

(1/2)

Parameter	Symbol		Conditions							Unit
Supply	IDD1	Operating	HS (high-speed	fiH = 24 MHz Note 3	Basic	VDD = 5.0 V		1.7		mA
current Note 1		mode	main) Mode Note 5		operation	V _{DD} = 3.0 V		1.7		
Note 1					Normal	VDD = 5.0 V		3.7	6.4	
					operation	V _{DD} = 3.0 V		3.7	6.4	
					operation	VDD = 3.0 V		3.7	6.4	_

_							
			fsuB = 38.4 kHz Note 4	Normal	Square wave input	5.5	10.8
			TA = +70°C	operation	Resonator connection	6.0	10.8
			fsub = 38.4 kHz Note 4	Normal	Square wave input	6.1	14.8
ı			TA = +85°C	operation	Resonator connection	6.7	14.8

- Note 1. Total current flowing into V_{DD} and AV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The following points apply in the HS (high-speed main), and LS (low-speed main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, LVD, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time Clock 2. The current flowing into AFE is not included.

- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V@1 MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$

LS (low-speed main) mode: 1.8 V ≤ V_{DD} ≤ 5.5 V @ 1 MHz to 8 MHz

- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency.
- Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 4. Except subsystem clock operation, temperature condition for the TYP. value is T_A = 25°C.



 $(TA = -40 \text{ to } +85^{\circ} \text{ C}, 1.8 \text{ V} \le AV_{DD} = V_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed	fiH = 24 MHz Note 4	V _{DD} = 5.0 V		0.42	2.03	mA
Note 1	Note 2		main) Mode Note.Z		V _{DD} = 3.0 V		0.42	2.03	
				fiH = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	1.58	
					V _{DD} = 3.0 V		0.39	1.58	
			LS (low-speed	fiH = 8 MHz Note 4	V _{DD} = 3.0 V		0.25	0.81	mA
			main) Mode Note Z		V _{DD} = 2.0 V		0.25	0.81	
			HS (high-speed	fmx = 20 MHz Note 3	Square wave input		0.26	1.75	mA
			main) Mode Note Z	VDD = 5.0 V	Resonator connection		0.40	1.88	
				fmx = 20 MHz Note 3	Square wave input		0.25	1.75	
				V _{DD} = 3.0 V	Resonator connection		0.40	1.88	
				fmx = 16 MHz Note 3	Square wave input		0.23	1.42	
				VDD = 5.0 V	Resonator connection		0.36	1.59	
				fmx = 16 MHz Note 3	Square wave input		0.22	1.42	
				VDD = 3.0 V	Resonator connection		0.35	1.59	
				fmx = 10 MHz Note 3	Square wave input		0.19	0.92	
				VDD = 5.0 V	Resonator connection		0.29	1.00	
				fmx = 10 MHz Note 3	Square wave input		0.18	0.92	
				VDD = 3.0 V	Resonator connection		0.28	1.00	
			LS (low-speed	fmx = 8 MHz Note 3	Square wave input		0.09	0.61	mA
			main) Mode Note Z	V _{DD} = 3.0 V	Resonator connection		0.15	0.66	
				fmx = 8 MHz Note 3	Square wave input		0.10	0.62	
				V _{DD} = 2.0 V	Resonator connection		0.15	0.67	

								Г
		STOP mode	TA = -40°C		0.20	0.59	μA	
	Note.6	Note 8	TA = +25°C		0.26	0.72		
			TA = +50°C		0.33	1.30		
			TA = +70°C		0.53	2.60		
			TA = +85°C		0.93	4.85		l

- Note 1. Total current flowing into V_{DD} and AV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite. The current flowing into AFE is not included.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the real-time clock 2 is included. However, not including the current flowing into the 12-bit interval timer, 8-bit interval timer, and watchdog timer.

Date: Jan. 20, 2023

$(TA = -40 \text{ to } +85^{\circ} \text{ C}, 1.8 \text{ V} \le AV_{DD} = V_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

	"	10
- 1	ız	12

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed	fiH = 24 MHz Note 4	V _{DD} = 5.0 V		0.42	2.03	mA
Note 1	Note 2		main) Mode Note 6		V _{DD} = 3.0 V		0.42	2.03	
				fiH = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	1.58	
					V _{DD} = 3.0 V		0.39	1.58	
			LS (low-speed main) Mode Note 6	fiH = 8 MHz Note 4	V _{DD} = 3.0 V		0.25	0.81	mA
					V _{DD} = 2.0 V		0.25	0.81	
			HS (high-speed main) Mode Note 6	fmx = 20 MHz Note 3 VDD = 5.0 V	Square wave input		0.26	1.75	mA
					Resonator connection		0.40	1.88	
				fmx = 20 MHz Note 3 VDD = 3.0 V	Square wave input		0.25	1.75	
					Resonator connection		0.40	1.88	
				fmx = 16 MHz Note 3 VDD = 5.0 V	Square wave input		0.23	1.42	
					Resonator connection		0.36	1.59	
				fmx = 16 MHz Note 3 VDD = 3.0 V	Square wave input		0.22	1.42	
					Resonator connection		0.35	1.59	
				f _{MX} = 10 MHz Note 3 V _{DD} = 5.0 V	Square wave input		0.19	0.92	-
					Resonator connection		0.29	1.00	
				fmx = 10 MHz Note 3 VDD = 3.0 V	Square wave input		0.18	0.92	
					Resonator connection		0.28	1.00	
			LS (low-speed main) Mode Note 6	fmx = 8 MHz Note 3 VDD = 3.0 V	Square wave input		0.09	0.61	mA
					Resonator connection		0.15	0.66	
				fmx = 8 MHz Note 3 VDD = 2.0 V	Square wave input		0.10	0.62	
					Resonator connection		0.15	0.67	

		IDD3	STOP mode Note 7	TA = -40°C		0.20	0.59	μΑ	
				TA = +25°C		0.26	0.72		
				TA = +50°C			0.33	1.30	
				TA = +70°C			0.53	2.60	
				TA = +85°C			0.93	4.85	

- Note 1. Total current flowing into V_{DD} and AV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The following points apply in the HS (high-speed main), and LS (low-speed main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except
 for those flowing into the LCD controller/driver, A/D converter, LVD circuit, I/O port, and on-chip
 pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time Clock 2.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. The current flowing into AFE is not included.

- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).

- Note 6. Not including the current flowing into the 12-bit interval timer, 8-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le V_{\infty} \le 5.5 \text{ V@1 MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @ 1 MHz to 8 MHz

- Note.8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. f_{Mx}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency
- Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- **Remark 4.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$.

Date: Jan. 20, 2023

Note 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as

HS (high-speed main) mode: 2.7 V ≤ V_∞ ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 8 MHz

- Note 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fiн: High-speed on-chip oscillator clock frequency
- Remark 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- **Remark 4.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$.

