Date: Jan. 20, 2023

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

| Product Category | MPU/MCU | Document No. | TN-RL*-A0113A/E | Rev. | 1.00 | |
|-----------------------|--|-------------------------|------------------------|--|------|--|
| Title | Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed | Information Category | Technical Notification | | | |
| | | Lot No. | | | | |
| Applicable Product | RL78/G11 Group | All lots | Reference Document | RL78/G11 User's Man Rev. 2.40 R01UH0637EJ0240 (0 | | |

This document describes misstatements found in the RL78/G11 User's Manual: Hardware Rev. 2.40 (R01UH0637EJ0240).

Corrections

| Applicable Item | Applicable Page | Contents |
|---------------------------------------|---------------------------|--------------------------------|
| 35.3.2 Supply current characteristics | Page 1006 to Page.1010 | Incorrect descriptions revised |
| 36.3.2 Supply current characteristics | Page 1072 to Page.1074 | Incorrect descriptions revised |

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

| | | | Corrections and Applicable Items | | Pages in this |
|-----|--------|---------------------|----------------------------------|---------------------------|--------------------------|
| No. | | Document No. | English | R01UH0637EJ0240 | document for corrections |
| 1 | 35.3.2 | Supply current char | racteristics | Page 1006 to Page.1010 | Page 3 to Page 6 |
| 2 | 36.3.2 | Supply current char | racteristics | Page 1072 to Page.1074 | Page 7 to Page 9 |

Incorrect: Bold with underline; Correct: Gray hatched

Revision History

RL78/G11 Correction for incorrect description notice

| Document Number | Issue Date | Description |
|-----------------|---------------|--|
| TN-RL*-A0113A/E | Jan. 20, 2023 | First edition issued |
| | | Corrections No.1 to No.2 revised (this document) |



Date: Jan. 20, 2023

1. 35.3.2 Supply current characteristics (Page 1006 to Page.1010)

Incorrect:

35.3.2 Supply current characteristics

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = 0 V)

(1/4)

| Parameter | Symbol | | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|----------------|--------|-----------|-----------|-----------------------|----------------------------------|-------------------------|----------------------|------|------|------|------|
| Supply current | IDD1 | Operating | Basic | HS (high-speed main) | fHOCO = 48 MHzNote 3 | V _{DD} = 5.0 V | | | 1.7 | | mA |
| Note 1 | | mode | operation | mode | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 1.7 | | |
| | | | | | fHOCO = 24 MHzNote 3 | V _{DD} = 5.0 V | | | 1.4 | | |
| | | | | | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 1.4 | | |
| | | | Normal | HS (high-speed main) | fHOCO = 48 MHzNote 3 | V _{DD} = 5.0 V | | | 3.5 | 6.9 | mA |
| | | | operation | mode | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 3.5 | 6.9 | |
| | | | | | fHOCO = 24 MHz ^{Note 3} | V _{DD} = 5.0 V | | | 3.2 | 6.3 | |
| | | | | | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 3.2 | 6.3 | |
| | | | | | fHOCO = 16 MHzNote 3 | V _{DD} = 5.0 V | | | 2.4 | 4.6 | |
| | | | | | f _{IH} = 16 MHz Note 3 | V _{DD} = 3.0 V | | | 2.4 | 4.6 | |
| | | | Normal | LS (low-speed main) | f _{IH} = 8 MHz Note 3 | V _{DD} = 3.0 V | | | 1.1 | 2.0 | mA |
| | | | operation | mode (MCSEL = 0) | | V _{DD} = 2.0 V | | | 1.1 | 2.0 | |
| | | | Normal | LS (low-speed main) | fin = 4 MHz Note 3 | V _{DD} = 3.0 V | | | 0.72 | 1.3 | mA |
| | | | operation | mode (MCSEL = 1) | | V _{DD} = 2.0 V | | | 0.72 | 1.3 | |
| | | | | (INCOEL = 1) | f _{IM} = 4 MHz Note 6 | V _{DD} = 3.0 V | | | 0.58 | 1.1 | |
| | | | | | | V _{DD} = 2.0 V | | | 0.58 | 1.1 | |
| | | | Normal | LV (low-voltage main) | f _{IH} = 4 MHz Note 3 | V _{DD} = 3.0 V | | | 1.2 | 1.8 | mA |
| | | | operation | mode | | V _{DD} = 2.0 V | | | 1.2 | 1.8 | |
| | | | Normal | LP (low-power main) | f _{IH} = 1 MHz Note 3 | V _{DD} = 3.0 V | | | 290 | 480 | μА |
| | | | operation | mode (MCSEL = 1) | | V _{DD} = 2.0 V | | | 290 | 480 | |
| | | | | (| f _{IM} = 1 MHz Note 6 | V _{DD} = 3.0 V | | | 124 | 230 | |
| | | | | | | V _{DD} = 2.0 V | | | 124 | 230 | |
| | | | Normal | HS (high-speed main) | f _{MX} = 20 MHz Note 2 | V _{DD} = 5.0 V | Square wave input | | 2.7 | 5.3 | mA |
| | | | operation | mode | | | Resonator connection | | 2.8 | 5.5 | |
| | | | | | | V _{DD} = 3.0 V | Square wave input | | 2.7 | 5.3 | |
| | | | | | | | Resonator connection | | 2.8 | 5.5 | |
| | | | | | f _{MX} = 10 MHz Note 2 | V _{DD} = 5.0 V | Square wave input | | 1.8 | 3.1 | |
| | | | | | | | Resonator connection | | 1.9 | 3.2 | |
| | | | | | | V _{DD} = 3.0 V | Square wave input | | 1.8 | 3.1 | |
| | | | | | | | Resonator connection | | 1.9 | 3.2 | |
| | | | Normal | LS (low-speed main) | f _{MX} = 8 MHz Note 2 | V _{DD} = 3.0 V | Square wave input | | 0.9 | 1.9 | mA |
| | | | operation | mode (MCSEL = 0) | | | Resonator connection | | 1.0 | 2.0 | |
| | | | Normal | , | f _{MX} = 8 MHz Note 2 | V _{DD} = 2.0 V | Square wave input | | 0.9 | 1.9 | |
| | | | operation | | | | Resonator connection | | 1.0 | 2.0 | |
| | | | Normal | LS (low-speed main) | f _{MX} = 4 MHz Note 2 | V _{DD} = 3.0 V | Square wave input | | 0.6 | 1.1 | mA |
| | | | operation | mode | | | Resonator connection | | 0.6 | 1.2 | |
| | | | Normal | (MCSEL = 1) | f _{MX} = 4 MHz Note 2 | V _{DD} = 2.0 V | Square wave input | | 0.6 | 1.1 | |
| | | | operation | | | | Resonator connection | | 0.6 | 1.2 | |
| | | | Normal | LP (low-power main) | f _{MX} = 1 MHz Note 2 | V _{DD} = 3.0 V | Square wave input | | 100 | 190 | μА |
| | | | operation | mode (MCSEL = 1) | | | Resonator connection | | 145 | 250 | |
| | | | Normal | "/ | f _{MX} = 1 MHz Note 2 | V _{DD} = 2.0 V | Square wave input | | 100 | 190 | |
| | | | operation | | | | Resonator connection | | 145 | 250 | |

Correct:

35.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = 0 V)

(1/4)

| Parameter | Symbol | | | | Conditions | | | MIN. | TYP. | MAX. | Unit | | |
|--------------------------|--------|-----------|-----------|-----------------------|----------------------------------|--------------------------|----------------------|-------------------------|------|------|------|-----|--|
| Supply current Note 1 | IDD1 | Operating | Basic | HS (high-speed main) | fHOCO = 48 MHzNote 3 | V _{DD} = 5.0 V | | | 1.7 | | mA | | |
| Note 1 | | mode | operation | mode | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 1.7 | | | | |
| | | | | | fHOCO = 24 MHz ^{Note 3} | V _{DD} = 5.0 V | | | 1.4 | | | | |
| | | | | | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 1.4 | | | | |
| | | | Normal | HS (high-speed main) | fHOCO = 48 MHzNote 3 | $V_{DD} = 5.0 \text{ V}$ | | | 3.5 | 6.9 | mA | | |
| | | | operation | mode | fin = 24 MHz Note 3 | $V_{DD} = 3.0 \text{ V}$ | | | 3.5 | 6.9 | | | |
| | | | | | fHOCO = 24 MHzNote 3 | $V_{DD} = 5.0 \text{ V}$ | | | 3.2 | 6.3 | | | |
| | | | | | fin = 24 MHz Note 3 | V _{DD} = 3.0 V | | | 3.2 | 6.3 | | | |
| | | | | | fHOCO = 16 MHzNote 3 | $V_{DD} = 5.0 \text{ V}$ | | | 2.4 | 4.6 | | | |
| | | | | | fin = 16 MHz Note 3 | $V_{DD} = 3.0 \text{ V}$ | | | 2.4 | 4.6 | | | |
| | | | Normal | LS (low-speed main) | f _{IH} = 8 MHz Note 3 | $V_{DD} = 3.0 \text{ V}$ | | | 1.1 | 2.0 | mA | | |
| | | | operation | mode (MCSEL = 0) | | V _{DD} = 2.0 V | | | 1.1 | 2.0 | | | |
| | | | Normal | LS (low-speed main) | f _{IH} = 4 MHz Note 3 | V _{DD} = 3.0 V | | | 0.72 | 1.3 | mA | | |
| | | | operation | mode (MCSEL = 1) | | V _{DD} = 2.0 V | | | 0.72 | 1.3 | | | |
| | | | | (MOGEE = 1) | f _{IM} = 4 MHz Note 6 | V _{DD} = 3.0 V | | | 0.58 | 1.1 | | | |
| | | | | | | V _{DD} = 2.0 V | | | 0.58 | 1.1 | | | |
| | | | Normal | LV (low-voltage main) | fin = 4 MHz Note 3 | V _{DD} = 3.0 V | | | 1.2 | 1.8 | mA | | |
| | | | operation | mode | | V _{DD} = 2.0 V | | | 1.2 | 1.8 | | | |
| | | | Normal | LP (low-power main) | f _{IH} = 1 MHz Note 3 | V _{DD} = 3.0 V | | | 290 | 480 | μА | | |
| | | | operation | mode (MCSEL = 1) | | V _{DD} = 2.0 V | | | 290 | 480 | | | |
| | | | | (| f _{IM} = 1 MHz Note 6 | V _{DD} = 3.0 V | | | 124 | 230 | | | |
| | | | | | | | | V _{DD} = 2.0 V | | | 124 | 230 | |
| | | | Normal | HS (high-speed main) | f _{MX} = 20 MHz Note 2 | V _{DD} = 5.0 V | Square wave input | | 2.7 | 5.3 | mA | | |
| | | | operation | mode | | | Resonator connection | | 2.8 | 5.5 | | | |
| | | | | | | V _{DD} = 3.0 V | Square wave input | | 2.7 | 5.3 | | | |
| | | | | | | | Resonator connection | | 2.8 | 5.5 | | | |
| | | | | | f _{MX} = 10 MHz Note 2 | V _{DD} = 5.0 V | Square wave input | | 1.8 | 3.1 | | | |
| | | | | | | | Resonator connection | | 1.9 | 3.2 | | | |
| | | | | | | V _{DD} = 3.0 V | Square wave input | | 1.8 | 3.1 | | | |
| | | | | | | | Resonator connection | | 1.9 | 3.2 | | | |
| | | | Normal | LS (low-speed main) | f _{MX} = 8 MHz Note 2 | V _{DD} = 3.0 V | Square wave input | | 0.9 | 1.9 | mA | | |
| | | | operation | mode (MCSEL = 0) | | | Resonator connection | | 1.0 | 2.0 | | | |
| | | | Normal | (MCSEL = 0) | f _{MX} = 8 MHz Note 2 | V _{DD} = 2.0 V | Square wave input | | 0.9 | 1.9 | | | |
| | | | operation | | | | Resonator connection | | 1.0 | 2.0 | | | |
| | | | Normal | LS (low-speed main) | f _{MX} = 4 MHz Note 2 | V _{DD} = 3.0 V | Square wave input | | 0.6 | 1.1 | mA | | |
| | | | operation | mode | | | Resonator connection | | 0.6 | 1.2 | | | |
| | | | Normal | (MCSEL = 1) | f _{MX} = 4 MHz Note 2 | V _{DD} = 2.0 V | Square wave input | | 0.6 | 1.1 | | | |
| | | | operation | | | | Resonator connection | | 0.6 | 1.2 | | | |
| | | | Normal | LP (low-power main) | f _{MX} = 1 MHz Note 2 | V _{DD} = 3.0 V | Square wave input | | 100 | 190 | μА | | |
| | | | operation | mode | | | Resonator connection | | 145 | 250 | 1 | | |
| | | | Normal | (MCSEL = 1) | f _{MX} = 1 MHz Note 2 | V _{DD} = 2.0 V | Square wave input | | 100 | 190 | 1 | | |
| | | | operation | | | | Resonator connection | | 145 | 250 | ĺ | | |

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(2/4)

| Parameter | Symbol | | Conditions | | | | | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|----------------|------------------|-----------|---|------------------|--|------|------|------|------|
| Supply current Note 1 | IDD1 | Operating mode | Normal operation | | fiL = 15 kHz, T _A = -40°C Note 5 | Normal operation | | | 1.8 | 5.9 | μА |
| | | | | operation | fiL = 15 kHz, T _A = +25°C Note 5 | Normal operation | | | 1.9 | 5.9 | |
| | | | | | fiL = 15 kHz, T _A = +85°C Note 5 | Normal operation | | | 2.3 | 8.7 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, D/A converter, comparator, programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock is stopped.
- Note 5. When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- Note 6. When the high-speed system clock, high-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. f_{IH}: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP, value is TA = 25°C

Date: Jan. 20, 2023

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|----------------|------------------|-----------------|---|------------------|------|------|------|------|
| Supply current Note 1 | IDD1 | Operating mode | Normal operation | Subsystem clock | fiL = 15 kHz, T _A = -40°C Note 5 | Normal operation | | 1.8 | 5.9 | μА |
| | | | | operation | fiL = 15 kHz, T _A = +25°C Note 5 | Normal operation | | 1.9 | 5.9 | |
| | | | | | f _{IL} = 15 kHz, T _A = +85°C Note 5 | Normal operation | | 2.3 | 8.7 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for
 those flowing into the A/D converter, D/A converter, comparator, programmable gain amplifier, LVD
 circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory
 is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- Note 2. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock is stopped.
- Note 5. When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- Note 6. When the high-speed system clock, high-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(2/4)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(3/4)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------|--------|------|---------------------------|--------------------------|-------------------------|------|------|------|------|
| Supply current | IDD2 | HALT | HS (high-speed main) mode | fHOCO = 48 MHzNote 4 | V _{DD} = 5.0 V | | 0.59 | 2.43 | mA |
| Note 1 | Note 2 | mode | | fin = 24 MHz Note 4 | V _{DD} = 3.0 V | | 0.59 | 2.43 | |
| | | | | fHOCO = 24 MHzNote 4 | V _{DD} = 5.0 V | | 0.41 | 1.83 | |
| | | | | fin = 24 MHz Note 4 | V _{DD} = 3.0 V | | 0.41 | 1.83 | |
| | | | | | | | | | |
| | | | Subsystem clock operation | fil = 15 kHz, Ta = -40°C | Note 5 | | 0.48 | 1.22 | μA |
| | | | | fil = 15 kHz, TA = +25°C | Note 5 | | 0.55 | 1.22 | |
| | | | | fil = 15 kHz, TA = +85°C | Note 5 | | 0.80 | 3.30 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or VSs. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, D/A converter, comparator, programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- Note 3. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.
- Note 6. When the high-speed system clock, high-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fm: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 20, 2023

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------|--------|------|---------------------------|--------------------------------------|-------------------------|------|------|------|------|
| Supply current | IDD2 | HALT | HS (high-speed main) mode | fHOCO = 48 MHzNote 4 | V _{DD} = 5.0 V | | 0.59 | 2.43 | mA |
| Note 1 | Note 2 | mode | | fin = 24 MHz Note 4 | V _{DD} = 3.0 V | | 0.59 | 2.43 | |
| | | | | fHOCO = 24 MHzNote 4 | V _{DD} = 5.0 V | | 0.41 | 1.83 | l |
| | | | | fin = 24 MHz Note 4 | V _{DD} = 3.0 V | | 0.41 | 1.83 | 1 |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | Subsystem clock operation | fil = 15 kHz, T _A = -40°C | Note 5 | | 0.48 | 1.22 | μА |
| | | | | fil = 15 kHz, T _A = +25°0 | Note 5 | | 0.55 | 1.22 | 1 |
| | | | | fu = 15 kHz T _A = +85°(| Note 5 | | 0.80 | 3.30 | l |

- Note 1. Total current flowing into Vpb and EVpb, including the input leakage current flowing when the level of the input pin is fixed to Vpb or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, D/A converter, comparator, programmable gain amplifier, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- Note 2. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock is stopped.
- Note 5. When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- Note 6. When the high-speed system clock, high-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. f_{IM}: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(3/4)

RENESAS TECHNICAL UPDATE TN-RL*-A0113A/E

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(4/4)

| Parameter | Symbol | | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------|--------|-----------|------------------------|------|------|------|------|
| Supply current | IDD3 | STOP mode | TA = -40°C | | 0.19 | 0.51 | μА |
| Note 1 | Note.2 | Note.3 | TA = +25°C | | 0.25 | 0.51 | |
| | | | T _A = +50°C | | 0.28 | 1.10 | |
| | | | TA = +70°C | | 0.38 | 1.90 | |
| | | | Ta = +85°C | | 0.60 | 3.30 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current, However,... these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pullup/pull-down resistors, and the current flowing. during data flash rewrite.
- Note 2. The values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- Note 3. For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

Date: Jan. 20, 2023

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| TYP. | MAX. | Unit | |
|------|------|------|--|
| 0.19 | 0.51 | μА | |
| 0.25 | 0.51 | | |

(4/4)

| Parameter | Symbol | | MIN. | TYP. | MAX. | Unit | |
|----------------|--------|-----------|------------------------|------|------|------|----|
| Supply current | IDD3 | STOP mode | TA = -40°C | | 0.19 | 0.51 | μΑ |
| Note 1 | | Note 2 | Ta = +25°C | | 0.25 | 0.51 | |
| | | | Ta = +50°C | | 0.28 | 1.10 | |
| | | | Ta = +70°C | | 0.38 | 1.90 | |
| | | | T _A = +85°C | | 0.60 | 3.30 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.
- Note 2. For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

2. 36.3.2 Supply current characteristics (Page 1072 to Page.1074)

Incorrect:

36.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(1/3)

| Parameter | Symbol | | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|---------------------|---------------------|------------------------------------|-------------------------|----------------------|-------------------------------------|-------------------------|------|------|------|------|
| Supply current IDD1 | IDD1 | Operating | Basic | HS (high-speed main) | fHOCO = 48 MHz ^{Note 3} | V _{DD} = 5.0 V | | 1.7 | | mA |
| Note 1 | | mode | operation | mode | fin = 24 MHz Note 3 | V _{DD} = 3.0 V | | 1.7 | | |
| | | | | | fHOCO = 24 MHzNote 3 | V _{DD} = 5.0 V | | 1.4 | | |
| | fiH = 24 MHz Note 3 | fin = 24 MHz Note 3 | V _{DD} = 3.0 V | | 1.4 | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | Normal operation | operation 4 | fil = 15 kHz, Ta = - 40°C Note 4 | | | 1.8 | 5.9 | μА |
| | | | | | fil = 15 kHz, TA = +25°C Note 4 | | | 1.9 | 5.9 | |
| | | fiL = 15 kHz, TA = +85°C Note 4 | | | 2.3 | 8.7 | | | | |
| | | | | | fiL = 15 kHz, TA = +105°C Note 4 | | | 3.0 | 20.9 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. f_{IM}: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 20, 2023

Correct:

36.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/3)

| Parameter | Symbol | | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------|--------|-----------|---------------------------------|---------------------------|---|-------------------------|------|------|------|------|
| Supply current II | IDD1 | Operating | Basic | HS (high-speed main) | fHOCO = 48 MHzNote 3 | V _{DD} = 5.0 V | | 1.7 | | mA |
| Note 1 | | mode | operation | mode | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | 1.7 | | |
| | | | | | fHOCO = 24 MHzNote 3 | V _{DD} = 5.0 V | | 1.4 | | |
| | | | f _{IH} = 24 MHz Note 3 | V _{DD} = 3.0 V | | 1.4 | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | Normal operation | Subsystem clock operation | fil = 15 kHz, T _A = - 40°C Note 4 | | | 1.8 | 5.9 | μА |
| | | | | | fiL = 15 kHz, TA = +25°C Note 4 | | | 1.9 | 5.9 | |
| | | | | | fiL = 15 kHz, TA = +85°C Note 4 | | | 2.3 | 8.7 | |
| | | | | | fiL = 15 kHz, TA = +105°C Note 4 | | | 3.0 | 20.9 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for
 those flowing into the A/D converter, D/A converter, comparator, programmable gain amplifier, LVD
 circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory
 is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- Note 2. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- Remark 1. f_{Mx}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. f_{IM}: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(2/3)

| Parameter | Symbol | Conditions | | | | | MIN. | TYP. | MAX. | Unit |
|----------------|---------------------------|---|---|---------------------------------|--------------------------|----------------------|------|------|------|------|
| Supply current | ply current IDD2 HALT H | | HS (high-speed main) mode | fHOCO = 48 MHz Note 3 | V _{DD} = 5.0 V | | | 0.59 | 3.45 | mA |
| Note 1 | Note 2 | mode | | f _{IH} = 24 MHz Note 4 | V _{DD} = 3.0 V | | | 0.59 | 3.45 | 1 |
| | | | | fHOCO = 24 MHz Note 3 | V _{DD} = 5.0 V | | | 0.41 | 2.85 | 1 |
| | | | | f _{IH} = 16 MHz Note 4 | $V_{DD} = 3.0 \text{ V}$ | | | 0.41 | 2.85 | |
| | | | | fHOCO = 16 MHz Note 3 | V _{DD} = 5.0 V | | | 0.39 | 2.08 | |
| | | | | fin = 16 MHz Note 4 | V _{DD} = 3.0 V | | | 0.39 | 2.08 | 1 |
| | | | HS (high-speed main) mode | f _{MX} = 20 MHz Note 3 | $V_{DD} = 5.0 \text{ V}$ | Square wave input | | 0.20 | 2.45 | mA |
| | | | | | Resonator connection | | 0.40 | 2.57 | 1 | |
| | | | | | V _{DD} = 3.0 V | Square wave input | | 0.20 | 2.45 | 1 |
| | | | | | | Resonator connection | | 0.40 | 2.57 | 1 |
| | | | | f _{MX} = 10 MHz Note 3 | $V_{DD} = 5.0 \text{ V}$ | Square wave input | | 0.15 | 1.28 | |
| | | | | | Resonator connection | | 0.30 | 1.36 | 1 | |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | Square wave input | | 0.15 | 1.28 | |
| | Subsystem clock operation | | | | Resonator connection | | 0.30 | 1.36 | 1 | |
| | | Subsystem clock operation | fil = 15 kHz, T _A = -40°C Note 5 | | | | 0.48 | 1.22 | μA | |
| | | | fil = 15 kHz, T _A = +25°C Note 5 | | | | 0.55 | 1.22 | 1 | |
| | | fil = 15 kHz, T _A = +85°C Note 5 | | | | 0.80 | 3.30 | 1 | | |
| | | | | fil = 15 kHz, TA = +105 | °C Note 5 | | | 2.00 | 17.3 | 1 |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- Note 3. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fm: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 20, 2023

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| " | 10 |
|----|------|
| 14 | 21.3 |

| Parameter | Symbol | | Conditions | | | | | | MAX. | Unit |
|----------------|--------|--|---------------------------|--------------------------------------|-----------------------------------|----------------------|--|------|------|------|
| Supply current | IDD2 | HALT HS (high-speed main) mode fHOCO = | | fHOCO = 48 MHz Note 3 | fHOCO = 48 MHz Note 3 VDD = 5.0 V | | | 0.59 | 3.45 | mA |
| Note 1 | Note 2 | mode | | fin = 24 MHz Note 4 | $V_{DD} = 3.0 \text{ V}$ | | | 0.59 | 3.45 | |
| | | | | fHOCO = 24 MHz Note 3 | V _{DD} = 5.0 V | | | 0.41 | 2.85 | |
| | | | | fin = 16 MHz Note 4 | $V_{DD} = 3.0 \text{ V}$ | | | 0.41 | 2.85 | |
| | | | | fHOCO = 16 MHz Note 3 | V _{DD} = 5.0 V | | | 0.39 | 2.08 | |
| | | | | fin = 16 MHz Note 4 | $V_{DD} = 3.0 \text{ V}$ | | | 0.39 | 2.08 | |
| | | | HS (high-speed main) mode | fmx = 20 MHz Note 3 | V _{DD} = 5.0 V | Square wave input | | 0.20 | 2.45 | mA |
| | | | | | | Resonator connection | | 0.40 | 2.57 | |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | Square wave input | | 0.20 | 2.45 | |
| | | | | | | Resonator connection | | 0.40 | 2.57 | |
| | | | | fmx = 10 MHz Note 3 | V _{DD} = 5.0 V | Square wave input | | 0.15 | 1.28 | |
| | | | | | | Resonator connection | | 0.30 | 1.36 | |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | Square wave input | | 0.15 | 1.28 | |
| | | | | | | Resonator connection | | 0.30 | 1.36 | |
| | | | Subsystem clock operation | fil = 15 kHz, TA = -40°C | = +25°C Note 5 | | | 0.48 | 1.22 | μА |
| | | | | fil = 15 kHz, TA = +25°0 | | | | 0.55 | 1.22 | |
| | | | | fil = 15 kHz, T _A = +85°0 | | | | 0.80 | 3.30 | |
| | | | | fil = 15 kHz, T _A = +105 | C Note 5 | | | 2.00 | 17.3 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, D/A converter, comparator, programmable gain amplifier, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- Note 2. When the HALT instruction is executed in the flash memory.
- Note 3. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.
- Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsua: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

RENESAS TECHNICAL UPDATE TN-RL*-A0113A/E

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(3/3)

| Parameter | Symbol | Conditions | | | TYP. | MAX. | Unit |
|----------------|--------|------------|-------------|--|------|------|------|
| Supply current | 117 | STOP mode | TA = -40°C | | 0.19 | 0.51 | μА |
| Note 1 | | Note.3 | Ta = +25°C | | 0.25 | 0.51 | |
| | | | Ta = +50°C | | 0.28 | 1.10 | |
| | | | TA = +70°C | | 0.38 | 1.90 | 90 |
| | | | Ta = +85°C | | 0.60 | 3.30 | |
| | | | Ta = +105°C | | 1.5 | 17.0 | |

- Note 1. Total current flowing into Vpp and EVpp, including the input leakage current flowing when the level of the input pin is fixed to Vpp or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pullup/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. The values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- Note 3. For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

Date: Jan. 20, 2023

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter | Symbol | | Conditions | | | MAX. | Unit |
|----------------|--------|------------|-------------|------|------|------|------|
| Supply current | | TA = -40°C | | 0.19 | 0.51 | μΑ | |
| Note 1 | | Note 3 | TA = +25°C | | 0.25 | 0.51 | |
| | | | TA = +50°C | | 0.28 | 1.10 | |
| | | | TA = +70°C | | 0.38 | 1.90 | |
| | | | TA = +85°C | | 0.60 | 3.30 | |
| | | | TA = +105°C | | 1.5 | 17.0 | |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.
- **Note 2.** For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

(3/3)