# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0101A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RL78/G11 Descriptions in the User's Manual: Hardware Rev. 2.40 Changed		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RL78/G11 Group	All lots	Reference Document	RL78/G11 User's Manual: Hardv Rev. 2.40 R01UH0637EJ0240 (Oct.2020)		ware

Precaution described below is added to the following products in the RL78/G11 User's Manual: Hardware Rev. 2.40 (R01UH0637EJ0240).

Precaution regarding the use of 16-bit timer KB0

When comparator 0 and 1 output is used as a trigger source of the timer KB0 timer restart function or forced output stop function 1 & 2, It require to be set the CiOE bit of the comparator output control register (COMPOCR) to 1. (i = 0, 1).

When the comparator i is used as the trigger signal of timer KB0, other output function that shared with the VCOUTi output pin cannot be used, but the input function can be used.

**Corrections** 

Applicable Item	Applicable Page	Contents
10.3.4 16-bit timer KB operation control register n0 (TKBCTLn0)	Page 318	Caution added and Incorrect descriptions revised
10.3.17 Peripheral function switch register 0 (PFSEL0)	Page 330	Caution added
10.6.3.1 Forced output stop function control registers n0, n1 (TKBPACTLn0, TKBPACTLn1)	Page 384, Page 385	Caution added and Incorrect descriptions revised
Figure 19 - 1 Comparator Block Diagram	Page 766	Description added and Incorrect descriptions revised
19.3.5 Comparator output control register (COMPOCR)	Page 772	Caution added
19.5 Caution for Using Timer KB Simultaneous Operation Function	Page 780, Page 781	Description added and Incorrect descriptions revised

#### Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

			Corrections and Applicable Items		Pages in this
No.		Document No.	English	R01UH0637EJ0240	document for corrections
1	10.3.4 16-bit timer KB operation control register n0 (TKBCTLn0) Page 318			Page 3	
2	10.3.17 Peripheral function switch register 0 (PFSEL0) Page 330		Page 330	Page 4	
3	10.6.3.1 Forced output stop function control registers n0, n1 (TKBPACTLn0, TKBPACTLn1)		Page 384, Page385	Page 6	
4	Figure 19 - 1 Comparator Block Diagram Page 766		Page 766	Page 8	
5	19.3.5 Comparator output control register (COMPOCR) Page 772		Page 9		
6	19.5 Caution for Using Timer KB Simultaneous Operation Function Page 780, Page 781		Page 11		

Incorrect: Bold with underline; Correct: Gray hatched

## **Revision History**

RL78/G11 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0101A/E	Jul. 11, 2022	First edition issued
		Corrections No.1 to No.6 revised (this document)



1. <u>10.3.4 16-bit timer KB Operation Control Register n0 (TKBCTLn0)</u> (Page 318)

Incorrect:

· Figure 10 - 7 Format of 16-bit Timer KB Operation Control Register n0

## (TKBCTLn0) (2/2)

TKBSTSn1	TKBSTSn0	Selection of timer KBn count start trigger
0	0	Does not use trigger input.
0	1	External interrupt signal (INTP10)
1	0	External interrupt signal (INTP11)
1	1	Comparator detection signal specified by CTRGSEL1 and CTRGSEL0 bits of the PFSEL0 resister

Caution 1. During timer operation, setting the other bits of the TKBCTLn0 register is prohibited. However, the TKBCTLn0 register can be refreshed (the same value is written).

Caution 2. Be sure to clear bits 15, 14, 11, 10, 6, and 3 to "0".

Caution 3. For setting of INTP10/INTP11, see CHAPTER 19 COMPARATOR.

<u>Remark n = 0, p = 0, 1</u>

Correct:

· Figure 10 - 7 Format of 16-bit Timer KB Operation Control Register n0

### (TKBCTLn0) (2/2)

TKBSTSn1	TKBSTSn0	Selection of timer KBn count start trigger
0	0	Does not use trigger input.
0	1	External interrupt signal (INTP10)
1	0	External interrupt signal (INTP11)
1	1	Comparator detection signal specified by CTRGSEL1 and CTRGSEL0 bits of the PFSEL0 resister <sup>Note</sup>

Note When comparator detection signal is used as a count start trigger, set the CiOE bit of the comparator output control register (COMPOCR) to 1. For detail, see 19.5 Caution for Using Timer KB Simultaneous Operation Function.

Caution 1. During timer operation, setting the other bits of the TKBCTLn0 register is prohibited. However, theTKBCTLn0 register can be refreshed (the same value is written).

Caution 2. Be sure to clear bits 15, 14, 11, 10, 6, and 3 to "0".

Caution 3. For setting of INTP10/INTP11, see CHAPTER 19 COMPARATOR.

Remark i = 0, 1, n = 0, p = 0, 1



<5>

6

PFSEL0 CTRGSEL1 CTRGSEL0 INTPINV1

## 2. 10.3.17 Peripheral function switch register 0 (PFSEL0) (Page 330)

#### Incorrect:

Figure 10 - 20 Format of Peripheral Function Switch Register 0 (PFSEL0) Address: F0440H After reset: 00H R/W

Symbol 7

<4>

INTPINV0

<3>

PNFEN1 PNFEN0 TMRSTEN1 TMRSTEN0

<1>

<2>

<0>

CTRGSEL1	CTRGSEL0	Timer KB counter start trigger source
0	0	Use comparator 0 detection
0	1	Use comparator 1 detection
1	0	Use both of comparator 0 and comparator 1 detections
1	1	Setting prohibited (output signal is fixed to low level)

INTPINV1	Invert setting of INTP11 signal
0	Do not invert INTP11 signal
1	Invert INTP11 signal

INTPINV0	Invert setting of INTP10 signal
0	Do not invert INTP10 signal
1	Invert INTP10 signal

PNFEN1	Noise filter setting of external interrupt INTP11
0	Noise filter enable
1	Noise filter disable

PNFEN0	Noise filter setting of external interrupt INTP10
0	Noise filter enable
1	Noise filter disable

TMRSTEN1	Switch of external interrupt INTP11Note
0	External interrupt function is selected (stop mode release enabled, timer restart disabled)
1	Timer restart function is selected (stop mode release disabled, timer restart enabled).

TMRSTEN0	Switch of external interrupt INTP10Note
0	External interrupt function is selected (stop mode release enabled, timer restart disabled)
1	Timer restart function/forced output stop function 2 is selected (stop mode release disabled, timer restart enabled).

Date: Jul. 11, 2022

#### Correct:

## Figure 10 - 20 Format of Peripheral Function Switch Register 0 (PFSEL0)

Address: F0440H After reset: 00H R/W

Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
--------	---	---	-----	-----	-----	-----	-----	-----

PFSEL0 CTRGSEL1 CTRGSEL0 INTPINV1 INTPINV0 PNFEN1 PNFEN0 TMRSTEN1 TMRSTEN0

CTRGSEL1	CTRGSEL0	Timer KB counter start trigger source Note1
0	0	Use comparator 0 detection
0	1	Use comparator 1 detection
1	0	Use both of comparator 0 and comparator 1 detections
1	1	Setting prohibited (output signal is fixed to low level)

INTPINV1	Invert setting of INTP11 signal
0	Do not invert INTP11 signal
1	Invert INTP11 signal

INTPINV0	Invert setting of INTP10 signal
0	Do not invert INTP10 signal
1	Invert INTP10 signal

PNFEN1	Noise filter setting of external interrupt INTP11
0	Noise filter enable
1	Noise filter disable

PNFEN0	Noise filter setting of external interrupt INTP10
0	Noise filter enable
1	Noise filter disable

TMRSTEN1	Switch of external interruapt INTP11 Note2
0	External interrupt function is selected (stop mode release enabled, timer restart disabled)
1	Timer restart function is selected (stop mode release disabled, timer restart enabled).

TMRSTEN0	Switch of external interrupt INTP10 Note2
0	External interrupt function is selected (stop mode release enabled, timer restart disabled)
1	Timer restart function/forced output stop function 2 is selected (stop mode release disabled, timer restart enabled).



**Note** When INTP10 or INTP11 is used as a trigger of the timer KB forced output stop function 2 or timer restart function, see 19.5 Caution for Using Timer KB Simultaneous Operation Function.

#### Remark See Figure 19 - 1 Comparator Block Diagram.

Date: Jul. 11, 2022

- Note1. When comparator i detection signal is used as a counter start trigger source, set the CiOE bit of the comparator output control register (COMPOCR) to 1. For detail, see 19.5 Caution for Using Timer KB Simultaneous Operation Function.
- Note 2. When INTP10 or INTP11 is used as a trigger of the timer KB forced output stop function 2 or timer restart function, see 19.5 Caution for Using Timer KB Simultaneous Operation Function.

Remark See Figure 19 - 1 Comparator Block Diagram. i = 0, 1



## 3. <u>10.6.3.1 Forced output stop function control registers n0, n1</u> (TKBPACTLn0, TKBPACTLn1) (Page 384, Page 385)

#### Incorrect:

Figure 10 - 66 Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (1/2)

Address:	F0430H (TKB	PACTL00), F04	32H (TKBPAC	TL01) After re	eset: 0000H	R/W			
Symbol	15	14	13	12	11	10	9	8	
BPACTLOp	TKBPAFXS0p3	TKBPAFXS0p2	TKBPAFXS0p1	TKBPAFXS0p0	0	0	0	TKBPAFCM0p	
	7	6	5	4	3	2	1	0	
	0	0	TKBPAHZS0p1	TKBPAHZS0p0	TKBPAHCM0p1	TKBPAHCM0p0	TKBPAMD0p1	TKBPAMD0p0	
	TKBP4EXS0n3		External inte	arruption trigger	selection for f	orced output sto	n function 2		
	0	INTP11 can no	t be used as a t	triager	Sciection for it	orecu output sto	p fulledon 2		
	1	INTP11 can be	used as a trigg	jer. <sup>Note 1</sup>					
	TKDDAEV00-2	1	Eutomal inte		a a la atian faa f		n function O		
	TKBPAFXSUp2	INTD10 con no	External inte	triager	selection for to	orced output sto	p runction 2		
	1	INTP10 can no	used as a trigg	ungger.					
	1	INTPTU can be	e used as a trigg	Jer. Note 1					
	TKBPAFXS0p1		Comparator trigger selection for forced output stop function 2						
	0	Comparator 1	Comparator 1 can not be used as a trigger.						
	1	Comparator 1	can be used a	is a trigger.					
1	TKBPAFXS0p0	Comparator trigger selection for forced output stop function 2							
	0	Comparator 0	can not be used	d as a trigger.					
	1	Comparator 0 can be used as a trigger.							
	TKBPAFCM0p		Operat	tion mode seled	ction for forced	output stop fun	ction 2		
	0	Forced output	stop function 2 eriod. <sup>Note 2</sup>	starts with trigg	er input, and fo	orced output sto	p function 2 is	cleared at the	
	1	Forced output	stop function 2 eriod following o	starts with trigg detection of the	er input, and for reverse edge	orced output sto of the trigger. <sup>Not</sup>	p function 2 is	cleared at the	
	TKBPAHZS0p1		Compar	ator trigger sel	ection for force	d output stop fu	nction 1		
	0	Comparator 1	can not be used	d as a trigger.					
	1	Comparator 1	can be used a	<del>is a trigger.</del>					
	TKBPAHZS0p0		Compar	ator trigger sel	ection for force	d output stop fu	nction 1		
	0	Comparator 0	can not be used	d as a trigger.					
	1	Comparator 0	can be used a	ns a trigger.					

Date: Jul. 11, 2022

#### Correct:

## Figure 10 - 66 Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (1/2)

Address	F0430H (TKB	PACTL00), F04	32H (TKBPAC	TL01) After re	eset: 0000H F	R/W			
Symbol	15	14	13	12	11	10	9	8	
TKBPACTLOp	TKBPAFXS0p3	TKBPAFXS0p2	TKBPAFXS0p1	TKBPAFXS0p0	0	0	0	TKBPAFCM0p	
	7	6	5	4	3	2	1	0	
	0	0	TKBPAHZS0p1	TKBPAHZS0p0	TKBPAHCM0p1	TKBPAHCM0p0	TKBPAMD0p1	TKBPAMD0p0	
	TKDDAEVO002	Estamplisher when him an advertise for found when here for the C							
		INTD11 con no	External inte	trigger	Selection for it	orceu ouiput sit	p function 2		
	0		t be used as a	Note 1					
	1	INTP11 can be	used as a trigg	ger. Note 1					
	TKBPAFXS0p2		External inte	erruption trigger	selection for fo	prced output sto	p function 2		
	0	INTP10 can no	t be used as a	trigger.					
	1	INTP10 can be	used as a trig	ger. <sup>Note 1</sup>					
			-						
	TKBPAFXS0p1		Compa	rator trigger sele	ection for force	d output stop fu	nction 2		
	0	Comparator 1 can not be used as a trigger.							
	1	Comparator 1 (	can be used as	a trigger. <sup>Note 3</sup>					
	TKBPAFXS0p0		Compa	rator trigger sele	ection for force	d output stop fu	nction 2		
	0	Comparator 0 (	can not be use	d as a trigger.					
	1	Comparator 0 can be used as a trigger. <sup>Note 3</sup>							
	TKBPAFCM0p		Opera	tion mode seled	tion for forced	output stop fun	ction 2		
	0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period. Note 2							
	1	Forced output : next counter pe	stop function 2 eriod following	starts with trigg detection of the	er input, and fo reverse edge (	orced output sto of the trigger. <sup>No</sup>	p function 2 is te 2	cleared at the	
	7/00/11705								
	TKBPAHZS0p1		Compai	rator trigger sel	ection for force	d output stop fu	nction 1		
	0	Comparator 1 can not be used as a trigger.							
	1	Comparator 1 (	can be used as	a trigger. <sup>Note 3</sup>					
	TKBPAHZS0p0		Compa	rator trigger sele	ection for force	d output stop fu	nction 1		
	0	Comparator 0 (	can not be use	d as a trigger.					
	1	Comparator 0	can be used as	a trigger. <sup>Note 3</sup>					



Figure 10 - 66 Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (2/2)

#### TKBPAHCM0p1TKBPAHCM0p0Clear condition

TKBPAHCM0p1	TKBPAHCM0p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT0p) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT0p) = 1" is invalid. Forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT0p) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT0p) = 1 is written, regardless of the trigger signal level. Note 2
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT0p) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT0p) = 1 is written when the trigger signal is in its inactive period. Note 2

TKBPAMD0p1	TKBPAMD0p0	Output status selection when executing forced output stop function				
		Forced output stop function 1	Forced output stop function 2			
0	0	Hi-Z output	Output fixed at low level			
0	1	Hi-Z output	Output fixed at high level			
1	0	Output fixed at low level	Output fixed at low level			
1	1	Output fixed at high level	Output fixed at high level			

- Note 1. When INTP10 and INTP11 is used as the forced output stop function 2, see 14.5 Caution for Using Timer KB Simultaneous Operation Function.
- Note 2. When timer KB is stopped (TKBCEn = 0) without waiting for the next counter period, the forced output stop function is kept on until timer KB is restarted (TKBCEn = 1).
- Caution 1. During timer operation, setting the other bits of the TKBPACTL0p register is prohibited. However, the TKBPACTL0p register can be refreshed (the same value is written).

Caution 2. Be sure to clear bits 11 to 9, 7 and 6to "0".

#### <u>Remark n = 0, p = 0, 1</u>

## Figure 10 - 66 Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (2/2)

TKBPAHCM0p1TKBPAHCM0p0Clear condition

TKBPAHCM0p1	TKBPAHCM0p0	Clear condition selection for forced output stop function 1
o	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT0p) = 1 is written, regardless of the trigger signal level.
o	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT0p) = 1" is invalid. Forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT0p) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT0p) = 1 is written, regardless of the trigger signal level. Note 2
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTTOp) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTTOp) = 1 is written when the trigger signal is in its inactive period. Note 2

	TKBPAMD0p0	Output status selection when executing forced output stop function				
TKBFAIMDOPT		Forced output stop function 1	Forced output stop function 2			
0	0	Hi-Z output	Output fixed at low level			
0	1	Hi-Z output	Output fixed at high level			
1	0	Output fixed at low level	Output fixed at low level			
1	1	Output fixed at high level	Output fixed at high level			

- Note 1. When INTP10 and INTP11 is used as the forced output stop function 2, see 14.5 Caution for Using Timer KB Simultaneous Operation Function.
- Note 2. When timer KB is stopped (TKBCEn = 0) without waiting for the next counter period, the forced output stop function is kept on until timer KB is restarted (TKBCEn = 1).
- Note 3. When comparator i is used as the forced output stop function 1 and 2, set the CiOE bit of the comparator output control register (COMPOCR) to 1.
- Caution 1. During timer operation, setting the other bits of the TKBPACTL0p register is prohibited. However, the TKBPACTL0p register can be refreshed (the same value is written).

Caution 2. Be sure to clear bits 11 to 9, 7 and 6to "0".

Remark i = 0, 1, n = 0, p = 0, 1



## 4. Figure 19 - 1 Comparator Block Diagram (Page 766)

#### Incorrect: Figure 19 - 1 Comparator Block Diagram



Date: Jul. 11, 2022

## Correct:

Figure 19 - 1 Comparator Block Diagram





## 5. 19.3.5 Comparator output control register (COMPOCR) (Page 772)

#### Incorrect:

#### Figure 19 - 6 Format of Comparator output control register (COMPOCR)

Address: F0342H After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
COMPOCR	SPDMD	C10P	C10E	C1IE	0	COOP	COOE	COIE

SPDMD	Comparator speed selection Note 1
0	Comparator low-speed mode
1	Comparator high-speed mode

C10P	VCOUT1 output polarity selection
0	Comparator 1 output is output to VCOUT1
1	Inverted comparator 1 output is output to VCOUT1

C10E	VCOUT1 pin output enable			
0	Comparator 1 VCOUT1 pin output disabled			
1	Comparator 1 VCOUT1 pin output enabled			

C1IE	Comparator 1 interrupt request enable Note 2				
0	Comparator 1 interrupt request disabled				
1	Comparator 1 interrupt request enabled				

C00P	VCOUT0 output polarity selection
0	Comparator 0 output is output to VCOUT0
1	Inverted comparator 0 output is output to VCOUT0

C00E	VCOUT0 pin output enable
0	Comparator 0 VCOUT0 pin output disabled
1	Comparator 0 VCOUT0 pin output enabled
0015	

COIE	Comparator 0 interrupt request enable Note 3				
0	Comparator 0 interrupt request disabled				
1	Comparator 0 interrupt request enabled				

Date: Jul. 11, 2022

#### Correct:

## Figure 19 - 6 Format of Comparator output control register (COMPOCR)

Address: F0342H After reset: 00H R/W

Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>			
COMPOCR	SPDMD	C10P	C10E	C1IE	0	COOP	COOE	COIE			
-											
	SPDMD			Compara	tor speed selec	tion Note 1					
	0	Comparator lo	w-speed mode	)							
L	1	Comparator hi	gh-speed mode	e							
Г	C10P	<u> </u>		VCOUT1	output polarity	selection					
ľ	0	Comparator 1	output is outpu	It to VCOUT1							
ľ	1	Inverted comp	Inverted comparator 1 output is output to VCOUT1								
-											
Ļ	C10E			VCOL	JT1 pin output e	enable					
	0	Comparator 1	VCOUT1 pin o	utput disabled							
L	1	Comparator 1	Comparator 1 VCOUT1 pin output enabled Note 4								
Г	C1IE		Comparator 1 interrupt request enable Note 2								
ľ	0	Comparator 1 interrupt request disabled									
	1	Comparator 1 interrupt request enabled									
- -		+	VCOLITE output polarity solariton								
ŀ	COOP	VCOUT0 output polarity selection									
ļ	0	Comparator 0 output is output to VCOUT0									
L	1	Inverted compa	Inverted comparator 0 output is output to VCOUT0								
Г	C0OE	VCOUT0 pin output enable									
ſ	0	Comparator 0 VCOUT0 pin output disabled									
	1	Comparator 0	Comparator 0 VCOUT0 pin output enabled Note 4								
г	COIF	+		Comparator 0	interrunt reque	et enable Note 3					
ŀ	0	Comparator o interrupt request enable how o									
ŀ		Comparator o	Comparator o interrupt request disabled								
	1	Comparator 0 interrupt request enabled									



- Note 1. <u>When rewriting the SPDMD bit, be sure to set the CiENB bit (i = 0 or 1) in</u> the COMPMDR register to 0 in advance.
- Note 2. If C1IE is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 1 (CMPIF1) in interrupt request flag register 2L (IF2L) may set to 1 (interrupt requested), clear bit 1 (CMPIF1) in interrupt request flag register 2L (IF2L) to 0 before using an interrupt.
- Note 3. If C0IE is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 0 (CMPIF0) in interrupt request flag register 2L (IF2L) may set to 1 (interrupt requested), clear bit 0 (CMPIF0) in interrupt request flag register 2L (IF2L) to 0 before using an interrupt.

Date: Jul. 11, 2022

Note 1.	When rewriting the SPDMD bit, be sure to set the CiENB bit in the COMPMDR
	register to 0 in advance.
Note 2.	If C1IE is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 1 (CMPIF1) in interrupt request flag register 2L (IF2L) may set to 1 (interrupt requested), clear bit 1 (CMPIF1) in interrupt request flag register 2L (IF2L) to 0 before using an interrupt.
Note 3.	If C0IE is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 0 (CMPIF0) in interrupt request flag register 2L (IF2L) may set to 1 (interrupt requested), clear bit 0 (CMPIF0) in interrupt request flag register 2L (IF2L) to 0 before using an interrupt.
Note 4.	When comparator i output is used as a trigger for functions that operate
	simultaneously with the timer KB, such as the forced output stop function and the timer restart function, set the CiOE bit to.1.
Remark	i = 0, 1



## 6. <u>19.5 Caution for Using Timer KB Simultaneous Operation Function</u> (Page 780, Page 781)

#### Incorrect:

19.5 Caution for Using Timer KB Simultaneous Operation Function In addition to their use as an external interrupt input, the INTP10, 11 pin output and the comparator output signal can be used as a trigger for functions that operate simultaneously with timer KB, such as the forced output stop function and timer restart function. <u>The settings</u> <u>in peripheral function switch register 0 (PFSEL0) and the edge selection registers must</u> <u>be specified according to the function used.</u> The width of the active signal required until each function starts operating differs.

Table 19 - 4 Relationship of Comparator 0 and 1 Functions, Register Settings, and Active Signal Width

Function	Peripheral Enable	Edge Setting	Necessary Active Signal Width to Operate Each Function			
T difetion	Resister Setting	Resister	Interrupt	Forced Output Stop	Timer Restart	
External interrupt (STOP release is enabled) <sup>Note 1</sup>	-	CnEDG,CnEPO ( <u>n = 0,1)</u>	Up to 1.2 ns <sup>Note 1</sup>			
Forced output stop	-	Note 4	Up to 1.2 ns Note 1	Up to 1.2 ns		
Timer Restart Note 6	-	CnEDG,CnEPO (n = 0,1)	Up to 1.2 ns Note 1		Up to 1.2 ns Note1+ 2 to3 clocks Note 3, 4	

Table 19 - 4 Relationship of Comparator 0 and 1 Functions, Register Settings, and Active Signal Width

Function	Peripheral Enable	Edge Setting	Comparator	Necessary Active Signal Width to Operate Each Function			
runction	Resister Setting	Resister	Output Control Resister Setting	Interrupt	Forced Output Stop	Timer Restart	
External interrupt (STOP release is enabled) <sup>Note 1</sup>	-	CnEDG,CnEPO	-	Up to 1.2 ns <sup>Note 1</sup>			
Forced output stop	-	Note 4	CnOE = 1 Note 6	Up to 1.2 ns <sup>Note 1</sup>	Up to 1.2 ns Note1,5		
Timer Restart Note 6	-	CnEDG,CnEPO	CnOE = 1 Note 6	Up to 1.2 ns <sup>Note 1</sup>		Up to 1.2 ns <sup>Note1</sup> + 2 to3 clocks <sup>Note 3, 4</sup>	

## Correct:

#### 19.5 Caution for Using Timer KB Simultaneous Operation Function

In addition to their use as an external interrupt input, the INTP10, 11 pin output and the comparator output signal can be used as a trigger for functions that operate simultaneously with timer KB, such as the forced output stop function and timer restart function. The settings in peripheral function switch register 0 (PFSEL0), the edge selection resisters and comparator output control resister (COMPOCR) must be specified according to the function used. The width of the active signal required until each function starts operating differs.



Figure 19 - 11 Generation Timing of Forced Output Stop Signal and Timer Restart Request Signal by INTP10, 11



Note 1. When noise filtering is set to "0, 0" by using the CnDFS1 and CnDFS0 bits in the comparator n control register (CnCTL).

If a setting other than "0, 0" is specified, the specified noise elimination width is

#### added.

- Note 2. For fCLK or fHOCO
- Note 3. Until the timer restart function starts operating, an additional clock cycle is required after the timer restart request signal is received, and an additional output delay time (10 to 40 ns) is required until the level of the timer KB output changes.
- Note 4. The active level of the forced output stop function is high.
- Note 5. An additional output delay time (10 to 40 ns) is required from when forced output stop function starts operating to when the level of the timer KB output changes.

Note 6. The timer restart function can be used for comparator 0 and 1 only.

Remark n = 0 and 1

Figure 19 - 11 Generation Timing of Forced Output Stop Signal and Timer Restart Request Signal by INTP10, 11



Note 1. When noise filtering is set to "0, 0" by using the CnDFS1 and CnDFS0 bits in the comparator n control register (CnCTL).

If a setting other than "0, 0" is specified, the specified noise elimination width is

#### added.

Note 2. For fCLK or fHOCO

- Note 3. Until the timer restart function starts operating, an additional clock cycle is required after the timer restart request signal is received, and an additional output delay time (10 to 40 ns) is required until the level of the timer KB output changes.
- Note 4. The active level of the forced output stop function is high.
- Note 5. An additional output delay time (10 to 40 ns) is required from when forced output stop function starts operating to when the level of the timer KB output changes.
- Note 6. The trigger signal of the comparator to the timer KB0 is connected to internally. When the comparator n is used as the trigger signal of timer KB0, other output function that shared with the VCOUTn output pin cannot be used, but the input function can be used. When the input function that shared pin with VCOUTn is used, it requires setting the corresponding bit in the port mode register (PMxx) to 1.

Remark n = 0, 1

