## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

# **RENESAS TECHNICAL UPDATE**

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.


Product Category	MPU/MCU			Documer No.	<sup>It</sup> TN-S	H7-A7	40A/E	Rev.	1.00		
Title	Additional specs concerning SH7205 electric characteristic tRDH3			Informatic Category	ILACNN	Technical Notification					
			Lot No.								
Applicable Product	SH7205 Group		All	Referenc Documer		SH7205 Group Hardware Manual (REJ09B0372-0100)			al		
This is to notify you of the addition of the bus timing for read data hold time 3 (tRDH3) of electric characteristic of SH7205.											
	o the Table 33.8 Bus Timing										
[Ine conte	nts before manual correction]										
Table 33.8	Bus Timing										
ltem		Sumbol	Symbol		Bφ=66.66MHz *			it Figure			
- Lem		Symbol		Min. Ma	ax. U	int r	Igure				
Read data hold time 2 (SDRAM space)		trdH2		2 -	n	s F 3	igures 3 3.20	3. 16, 33.	18,		
Read/write mode delay time		trwm		1 13	3 n:	s F	igures 3	3.11 to 3	3. 15		
[The conte	nts after manual correction]										
ltem					Hz *						
		Symbol		Min. Ma	ux. Ur	nit F	Figure				
Read data (SDRAM sp	hold time 2 ace)	trDH2		2 -	ns		igures 3 3.20	3. 16, 33.	18,		
(SDRAM sp	ace) hold time 3	trdh2 trdh3		2 -	ns	3 5 F	3. 20	3.16, 33. 3.11 to 3			
(SDRAM sp Read data (external	ace) hold time 3				ns	3 s F 3	3.20 igures 3 3.15		3. 13,		
(SDRAM sp Read data (external	ace) hold time 3 space)	trdh3		0 -	ns	3 s F 3	3.20 igures 3 3.15	3.11 to 3	3. 13,		
(SDRAM sp Read data (external	ace) hold time 3 space)	trdh3		0 -	ns	3 s F 3	3.20 igures 3 3.15	3.11 to 3	3. 13,		




### RENESAS TECHNICAL UPDATE TN-SH7-A740A/E


(2) Figure 33.11 External Address Space: Basic Bus Timing (Normal Access, Cycle Wait Control, CS Extended Cycle) [The contents before manual correction] The contents after manual correction] [The contents after manual correction]

(3) Figure 33.12 External Address Space: Basic Bus Timing (Page Read Access, Normal Access Compatible Mode)



[The contents before manual correction]









(4) Figure 33.13 External Address Space: Basic Bus Timing (Page Read Access, External Read Data Continuous Assert Mode)

#### [The contents before manual correction]




#### [The contents after manual correction]





(5) Figure 33.15 External Address Space: Timing with External Wait (Page Read Access to 16-bit Width Channel, External Read Data Continuous Asser Mode)

[The contents before manual correction]



[The contents after manual correction]

