Date: Sep. 13, 2023

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

| Product<br>Category   | MPU/MCU   |  | Document<br>No.         | TN-RA*-A0098A/E   | Rev. | 1.00 |
|-----------------------|---|--|-------------------------|---|------|------|
| Title                 | Add a restriction on exclusive access             |  | Information<br>Category | Technical Notification  |      |      |
| Applicable<br>Product | RA Family RA2A1/RA2L1/RA2E1/RA2E2 Group  All lots |  | Reference<br>Document   | -Renesas RA2A1 Group User's Manual: Hardware R01UH0888EJ0110 Rev.1.10 -Renesas RA2L1 Group User's Manual: Hardware R01UH0853EJ0130 Rev.1.30 -Renesas RA2E1 Group User's Manual: Hardware R01UH0852EJ0130 Rev.1.30 -Renesas RA2E2 Group User's Manual: Hardware R01UH0919EJ0120 Rev.1.20 |      | S    |

Add a below restriction to above mentioned applicable products.

## •RA2A1 Group

#### 14.2.5 Restriction on Exclusive Access

The main bus does not support exclusive transfers and there is no global monitor in the MCU.

The main bus always deasserts the HEXOKAY signal (a signal in the AHB-Lite protocol) to the CPU.

This means that a store exclusive instruction such as STREX instruction always gets a failed status.

When an exclusive write operation is performed by the CPU, the main bus always writes the data successfully.

# •RA2L1/RA2E1/RA2E2 Group

### 13.2.5 Restriction on Exclusive Access

The main bus does not support exclusive transfers and there is no global monitor in the MCU.

The main bus always deasserts the HEXOKAY signal (a signal in the AHB-Lite protocol) to the CPU.

This means that a store exclusive instruction such as STREX instruction always gets a failed status.

When an exclusive write operation is performed by the CPU, the main bus always writes the data successfully.

