

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

TTL

Common Matter

1. Absolute Maximum Ratings

1.1 Table of Absolute Maximum Ratings

Item	Symbol	Diode input	Emitter input	Unit
Supply voltage	V_{CC} ^{Note1}	7	7	V
Input voltage	V_{IN}	7	5.5	V
Interemitter voltage	V_{BI} ^{Note2}	—	5.5	V
Power dissipation	PT	400	400	mW
Storage temperature range	Tstg	-65 to +150	-65 to +150	°C

Notes: 1. Voltage value, unless otherwise noted, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. This rating applies between inputs that go directly into the same AND or NAND gate in the functional block diagram.

1.2 Output Voltage of Open Collector Outputs

Item	Symbol	Rating	Unit	Applicable type No.
High level output voltage	$V_{O(OFF)}$	15	V	HD74LS26, HD74LS47, HD74LS145, HD74LS247
		30	V	HD74LS06, HD74LS07

1.3 Output Voltage of Three-state Outputs

Item	Symbol	Rating	Unit
High level output voltage	$V_{O(OFF)}$	5.5	V

2. Packaging Information

Factory orders for circuits described in this document should include a three-part type number as explained in the following example.

<p>HD 74LS00 P</p>	<p>Package code P : Plastic DIP FP : Small Outline Package (JEITA) RP : Small Outline Package (JEDEC) Circuit description Initial cap of Renesas Digital IC</p>
--------------------	--

3. Recommended Operating Conditions

- Recommended Operating Conditions (1)

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.75	5.00	5.25	V
Output current	I_{OH}^{Note}	—	—	-400	μA
	I_{OL}	—	—	8	mA
Operating temperature	T_{opr}	-20	25	75	$^{\circ}C$

Note: Totem-pole output only.

- Recommended Operating Conditions (2)

Item	Symbol	Applicable type	Value	Unit
High level output current	I_{OH}^{Note1}	37, 40	-1.2	mA
		125A, 126A, 251, 253, 257, 258, 365A, 366A, 367A, 368A, 373, 374	-2.6	
		240, 241, 242, 243, 244, 245, 640, 641, 642, 645	-15	
Low level output current	I_{OL}	37, 38, 40, 47, 145, 125A, 126A, 240, 241, 242, 243, 244, 245, 247, 299, 365A, 366A, 367A, 368A, 373, 374, 640, 641, 642, 645	24	mA
Output voltage	$V_{O(off)}^{Note2}$	26, 47, 145, 247	15	V
		06, 07	30	V






Notes: 1. Applied to totem-pole output.

2. Applied to open collector outputs at off-state.







4. Testing Method of Electrical Characteristics

4.1 DC Characteristics


Item	Testing Method															
V_{IH} V_{IL} V_{OH} V_{OL}		<p style="text-align: center;">Test Table</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Function</th> <th>Input conditions</th> </tr> </thead> <tbody> <tr> <td>NAND</td> <td>Input under test at $V_{IL\ max}$, all others at 4.5 V</td> </tr> <tr> <td>AND</td> <td>All inputs at $V_{IH\ min}$</td> </tr> <tr> <td>NOR</td> <td>All inputs at $V_{IL\ max}$</td> </tr> <tr> <td>OR</td> <td>Input under test at $V_{IH\ min}$, all others at GND</td> </tr> <tr> <td>AND-OR-INVERT</td> <td>Input under test (a set including one input of each AND gate) at $V_{IL\ max}$, all others at 4.5 V</td> </tr> <tr> <td>AND-OR</td> <td>All input of AND gate under test at $V_{IH\ min}$, all others at GND</td> </tr> </tbody> </table> <p>Note: For functions having three-state outputs, input conditions should be preset to cause the outputs to be enabled (low-impedance).</p>	Function	Input conditions	NAND	Input under test at $V_{IL\ max}$, all others at 4.5 V	AND	All inputs at $V_{IH\ min}$	NOR	All inputs at $V_{IL\ max}$	OR	Input under test at $V_{IH\ min}$, all others at GND	AND-OR-INVERT	Input under test (a set including one input of each AND gate) at $V_{IL\ max}$, all others at 4.5 V	AND-OR	All input of AND gate under test at $V_{IH\ min}$, all others at GND
Function	Input conditions															
NAND	Input under test at $V_{IL\ max}$, all others at 4.5 V															
AND	All inputs at $V_{IH\ min}$															
NOR	All inputs at $V_{IL\ max}$															
OR	Input under test at $V_{IH\ min}$, all others at GND															
AND-OR-INVERT	Input under test (a set including one input of each AND gate) at $V_{IL\ max}$, all others at 4.5 V															
AND-OR	All input of AND gate under test at $V_{IH\ min}$, all others at GND															
V_{IH} V_{IL} V_{OL}		<p style="text-align: center;">Test Table</p> <table border="1" style="width: 100%;"> <thead> <tr> <th>Function</th> <th>Input conditions</th> </tr> </thead> <tbody> <tr> <td>NAND</td> <td>All inputs at $V_{IH\ min}$</td> </tr> <tr> <td>AND</td> <td>Input under test at $V_{IL\ max}$, all others at 4.5 V</td> </tr> <tr> <td>NOR</td> <td>Input under test at $V_{IH\ min}$, all others at GND</td> </tr> <tr> <td>OR</td> <td>All inputs $V_{IL\ max}$</td> </tr> <tr> <td>AND-OR-INVERT</td> <td>All input of AND gate under test at $V_{IH\ min}$, all others at GND</td> </tr> <tr> <td>AND-OR</td> <td>Input under test (a set including one input of each AND gate) at $V_{IL\ max}$, all others at 4.5 V</td> </tr> </tbody> </table>	Function	Input conditions	NAND	All inputs at $V_{IH\ min}$	AND	Input under test at $V_{IL\ max}$, all others at 4.5 V	NOR	Input under test at $V_{IH\ min}$, all others at GND	OR	All inputs $V_{IL\ max}$	AND-OR-INVERT	All input of AND gate under test at $V_{IH\ min}$, all others at GND	AND-OR	Input under test (a set including one input of each AND gate) at $V_{IL\ max}$, all others at 4.5 V
Function	Input conditions															
NAND	All inputs at $V_{IH\ min}$															
AND	Input under test at $V_{IL\ max}$, all others at 4.5 V															
NOR	Input under test at $V_{IH\ min}$, all others at GND															
OR	All inputs $V_{IL\ max}$															
AND-OR-INVERT	All input of AND gate under test at $V_{IH\ min}$, all others at GND															
AND-OR	Input under test (a set including one input of each AND gate) at $V_{IL\ max}$, all others at 4.5 V															
V_{IK}		<p>Note: Each input should be tested separately.</p>														
I_I I_{IH}		<p>Notes: 1. Each input should be tested separately. 2. When testing AND-OR INVERT or AND-OR gates, the inputs of AND gates not under test should be open for I_I testing and be grounded for I_{IH} testing.</p>														
I_{IL}		<p>Notes: 1. Each input should be tested separately. 2. When testing AND-OR INVERT or AND-OR gates, the inputs of AND gates not under test should be open.</p>														

Item	Testing Method																					
I_{OS}	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;">  </div> <div style="width: 45%;"> <p style="text-align: center;">Test Table</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Function</th> <th>Input conditions</th> </tr> </thead> <tbody> <tr> <td>NAND</td> <td>All inputs at GND</td> </tr> <tr> <td>AND</td> <td>All inputs at 4.5 V</td> </tr> <tr> <td>NOR</td> <td>All inputs at GND</td> </tr> <tr> <td>OR</td> <td>All inputs at 4.5 V</td> </tr> <tr> <td>AND-OR-INVERT</td> <td>All inputs at GND</td> </tr> <tr> <td>AND-OR</td> <td>All inputs at 4.5 V</td> </tr> </tbody> </table> <p>Notes: 1. For functions having three-state outputs, input conditions should be preset to cause the outputs to be enabled (low-impedance). 2. Not more than one output should be shorted at a time.</p> </div> </div>	Function	Input conditions	NAND	All inputs at GND	AND	All inputs at 4.5 V	NOR	All inputs at GND	OR	All inputs at 4.5 V	AND-OR-INVERT	All inputs at GND	AND-OR	All inputs at 4.5 V							
Function	Input conditions																					
NAND	All inputs at GND																					
AND	All inputs at 4.5 V																					
NOR	All inputs at GND																					
OR	All inputs at 4.5 V																					
AND-OR-INVERT	All inputs at GND																					
AND-OR	All inputs at 4.5 V																					
I_{CC}	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;">  </div> <div style="width: 45%;"> <p style="text-align: center;">Test Table</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Function</th> <th colspan="2">Input conditions</th> </tr> </thead> <tbody> <tr> <td>NAND</td> <td>All inputs at GND</td> <td>All inputs at 4.5 V</td> </tr> <tr> <td>AND</td> <td>All inputs at 4.5 V</td> <td>All inputs at GND</td> </tr> <tr> <td>NOR</td> <td>All inputs at GND</td> <td>One input at 4.5 V All others at GND</td> </tr> <tr> <td>OR</td> <td>One input at 4.5 V All others at GND</td> <td>All inputs at GND</td> </tr> <tr> <td>AND-OR-INVERT</td> <td>All inputs at GND</td> <td>All inputs of one AND gate at 4.5 V All others at GND</td> </tr> <tr> <td>AND-OR</td> <td>All inputs of one AND gate at 4.5 V All others at GND</td> <td>All inputs at GND</td> </tr> </tbody> </table> </div> </div>	Function	Input conditions		NAND	All inputs at GND	All inputs at 4.5 V	AND	All inputs at 4.5 V	All inputs at GND	NOR	All inputs at GND	One input at 4.5 V All others at GND	OR	One input at 4.5 V All others at GND	All inputs at GND	AND-OR-INVERT	All inputs at GND	All inputs of one AND gate at 4.5 V All others at GND	AND-OR	All inputs of one AND gate at 4.5 V All others at GND	All inputs at GND
Function	Input conditions																					
NAND	All inputs at GND	All inputs at 4.5 V																				
AND	All inputs at 4.5 V	All inputs at GND																				
NOR	All inputs at GND	One input at 4.5 V All others at GND																				
OR	One input at 4.5 V All others at GND	All inputs at GND																				
AND-OR-INVERT	All inputs at GND	All inputs of one AND gate at 4.5 V All others at GND																				
AND-OR	All inputs of one AND gate at 4.5 V All others at GND	All inputs at GND																				
V_T^+, I_T^+, V_{OL}																						
V_T^-, I_T^-, V_{OH}																						
I_{OZ} (Three-state output)	<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;">  </div> <div style="width: 45%;"> <p>Notes: 1. Input conditions should be preset to ensure that the three-state output(s) is(are) disabled to cause the high-impedance state. See function table or logic for the particular device. 2. When testing with a H-level voltage applied to the output, input conditions should be preset to ensure that the output goes to L-level when enabled. 3. When testing with a L-level voltage applied to the output, input conditions should be preset to ensure that the output goes to H-level when enabled.</p> </div> </div>																					

4.2 DC Characteristics

Item	Testing Method
<p>Load circuits</p>	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;">  <p>(a) Totem-pole outputs</p> </div> <div style="text-align: center;">  <p>(b) Open-collector outputs</p> </div> <div style="text-align: center;">  <p>(c) Three-state outputs</p> </div> </div> <p>Notes: 1. $t_{TLH} \leq 15$ ns, $t_{THL} \leq 6$ ns, $PRR \leq 1$ MHz, $Z_{out} = 50$ W 2. C_L includes probe and jig capacitance. 3. ALL diodes are 1S2074(H)</p>
<p>Voltage Waveforms</p>	
<p>Propagation delay times</p>	 <p>Note: When measuring propagation delay times of three-state outputs, switches S1 and S2 should be closed</p>
<p>Enable and disable times, three-state outputs</p>	 <p>Note: Waveform 1 shows an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 shows an output with internal conditions such that the output is high except when disabled by the output control.</p>

5. Typical Characteristics



6. Precautions for Handling

6.1 Absolute Maximum Ratings

The Absolute maximum ratings of supply voltage (V_{CC}), input voltage (V_{in}), power dissipation (P_T), storage temperature (T_{stg}), etc. are defined. The limits should never be exceeded to avoid decrease of the operational margin, deterioration of characteristics, shortening of life time and destruction of the devices.

6.2 Power Supply

6.2.1 Supply voltage

DC characteristics and functions are guaranteed for $5\text{ V} \pm 5\%$ operation. This operating voltage range includes the $\pm 5\%$ supply tolerance. The DC fluctuation (fluctuation of primary power supply, load, temperature, etc.) and AC fluctuation (ripple, noise spike, etc.) which affect the supply voltage should be minimized and never exceed this tolerance limit.

6.2.2 Power Source Impedance

Lower power source impedance is recommended (for both AC and DC). The high power source impedance may generate a spike current or other noise problems. To avoid this, it is required to minimize the impedance by stabilizing the power supply and applying the low impedance V_{CC} and GND lines. It is also required to by-pass the spike current. Namely, on every board, 0.01 to $0.1\ \mu\text{F}$ decoupling capacitors with excellent high frequency characteristics should be used between V_{CC} and GND at least one of every 5 to 10 TTL devices.

6.3 Unused Input Pins

When making up a system with the TTL devices, unused input pins sometimes exist. These unused inputs should not be left floating because the input level at the open inputs is set just above the threshold level and it may be easily affected by noise. To obtain high performance and high reliability, the unused inputs of the AND or NAND gates should be connected to the point between V_{IHmin} and V_{INmax} . Several method of achieving this is shown below.

- (a) Connect the unused inputs to V_{CC} through a resistor.
- (b) Connect the unused inputs to the output of an unused NAND or invert gate whose input is grounded.
- (c) Connect the unused inputs to the used terminal. In this case, there should be room in fan-out at logical "H" level.
- (d) Connect the unused inputs to the power supply (V_{IHmin} to 5.5 V).

6.4 Input Logic Levels

To achieve high performance, the input logic levels should be established as designated. The required input levels of the TTL devices are $V_{IH} = 2.0\text{ V}$ and $V_{IL} = 0.8\text{ V}$ (specific values are shown in the data sheet of each device). These input logic levels should be maintained even in the worst conditions.

6.5 Input Waveform

On most of the TTL devices, oscillation is caused when the signal with the very slow rise or fall is supplied. The rise and fall times of TTL devices are recommended as;

- Combinational Logic: less than $1\ \mu\text{s}$
- Sequential Logic (Trigger gate): less than 150 ns
- Others: less than $1\ \mu\text{s}$

When the input signal has very slowly rise or fall, re-shape its waveform by the schmitt circuit before supplying to a TTL device.

6.6 Output Short Circuit

The short circuit between the output terminals and the GND should be avoided because it may cause the heat-up or other unfavorable happening of the devices. However, if it is unavoidable, only one output short circuit period of HD74, HD74LS and HD74S is limited to 1 sec max.

6.7 Handling Precautions

- (1) Thermal and humid stress should be minimized.
- (2) The outer leads should not suffer from any mechanical stress such as cutting, forming, and stress force of the printed circuit board after mounting.
- (3) To avoid the destruction of the devices by static electricity or surge voltages, humanbodies and tools should be grounded before coming in contact with the TTL devices. The destruction level against static electricity (the point of the accumulated defects becomes 50% of the total test samples under discharging from 200 pF capacitor) is:
 Standard TTL devices: 400 V
 Shottky TTL devices: 200 V
- (4) When choosing the package types to be used (ceramic mold or plastic mold), please contact the engineer of our company.

7. Thermal Resistance of the Packages for TTL IC

The following table shows the thermal resistance of the packages for TTL IC's. It will contribute to the thermal design of the sets and the estimation of the fault rate of TTL devices.

7.1 Thermal Data of a Package


- Plastic DIP Package

Number of Pin	Thermal resistance θ_{j-a} (°C/W)	Derating factor (mW/°C)	Maximum power dissipation $T_a = 25^\circ\text{C}$ (mW)
14, 16	105	9.5	1185
20	90	11.0	1375

- Small Outline Package

Number of Pin	Thermal resistance θ_{j-a} (°C/W)	Derating factor (mW/°C)	Maximum power dissipation $T_a = 25^\circ\text{C}$ (mW)
8	170	5.9	735
14, 16	160	6.3	785
20	150	6.7	835

7.2 Derating Curve of TTL IC Package



- Notes: 1. Testing method: V_{BE} method, airflow: 0 m/sec.
 2. Mounting method: When a package is mounted on the glass epoxy board with wiring density of 10%.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jul.09.04	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.