### RX FAMILY HARDWARE MANUAL GUIDANCE (ELECTRICAL CHARACTERISTICS)

2024/07 REV 2.0 RENESAS ELECTRONICS



#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR INPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev. 5.0-1 October 2020)









### **ABSOLUTE MAXIMUM RATINGS**

#### 60.1 Absolute Maximum Ratings

#### Table 60.1 Absolute Maximum Rating

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = 0 V

Item		Symbol		Value	Unit
Power supply voltage		VCC, VCC_USB		-0.3 to +4.0	V
V <sub>BATT</sub> power supply voltage		V <sub>BATT</sub>		V	
Input voltage (except for ports for	or 5 ∨ tolerant*1)	V <sub>in</sub>	-0.3 to	V	
Input voltage (ports for 5 V tolera	ant*1)	V <sub>in</sub>	-0.3 to	V	
Reference power supply voltage	)	VREFH0	-0.3 to	V	
Analog power supply voltage		AVCC0, AVCC1*2		–0.3 to +4.0	V
Analog input voltage		V <sub>AN</sub>	-0.3 to AVCC + 0.3 (up to 4.0)		V
Junction temperature	D version	Tj	-40 to +105		°e
	G version	Тј		-40 to +125	°C
Storage temperature		T <sub>stg</sub>		-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC\_USB pins to VCC, and the AVSS0\_AVSS1, and VSS\_USB pins to VSS. When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively. Do not leave these pins open. Insert capacitors of high frequency characteristics between the AVCC0 and AVSS0 pins, or AVCC1 and AVSS1 pins. Place capacitors of about 0.1 µF as close as possible to every power supply pin and use the shortest and heaviest possible traces. The range that does not cause "permanent damage" to the LSI. It doesn't mean the normal operation is guaranteed.

Requirements to guarantee the following electrical characteristics

The voltage ranges of power supply that don't cause permanent damage

The input voltage ranges that don't cause permanent damage to pins.

The value in the bracket is applied when VCC or AVCC is equal or greater than the minimum voltage described in the recommended operating voltage.

Junction temperature range that doesn't cause permanent damage

The storage temperature when the chip doesn't operate

Supplementary information for electrical property items. Necessary conditions for use.



# **RECOMMENDED OPERATING CONDITIONS**


Conditions to guarantee AC specifications and normal operation

The USB power supply's specification differs between when USB is in use (3.3V) and when USB is not in use (5V). If VCC\_USB is connected to 5V VCC since USB is not in use initially, the change to use USB later will cause incompliance to USB power supply's specification. Please make sure to comply with USB power supply's specification.

The temperature at which the operation is guaranteed. Equivalent to Ta unless otherwise specified.

This relationship should be maintained during power-up as well

Must follow the recommended value for the smoothing capacitor for internal power supply stabilization. Otherwise, the normal operation couldn't be guaranteed.



The reference voltage might be different between pins

Refer to the application note for precaution of high-temperature operation.

**Notes on High-Temperature Operation** 

VCL should be connected only to VSS via a capacitor.(Do not connect to VCC)

Only multilayer ceramic capacitors should be used

Conditions: VCC = VSS =	C Characteristics (1) = 2.7 to 5.5 V, VCC_USB = 2.7 to = VSS_USB = AVSS0 = AVSS1 =			AVCC2 =	3.0 to 5.5∨,	-	Required conditions to guarantee the following specifications
T <sub>a</sub> = T	T <sub>opr</sub>	Symbol	Min.	Тур.	Max.	Unit	
Schmitt trigger	CAN input pin	VIH	0.8 × VCC	_		V	
input voltage	MTU input pin	VIL	-		0.2 × VCC	Ť	
	GPTW input pin POE input pin POEG input pin TMR input pin	ΔV <sub>T</sub>	0.06 × VCC	-	-		r
	SCI input pin ADTRG# input pin RES#, NMI						The reference voltage might be differ between pins
	IRQ input pin (except for P52 to P55, and P60	VIH	0.8 × VCC	-	-		
	to P65)	VIL	—	-	0.2 × VCC		
		ΔV <sub>T</sub>	0.06 × VCC	-	-		
	IRQ input pin (P52 to P55, and P60 to P65)	VIH	0.8 × AVCC2	-	-		
	(1 32 10 1 35, and 1 66 10 1 65)	VIL	-	-	0.2 × AVCC2		
		ΔV <sub>T</sub>	0.06 × AVCC2	-	-		$\mathbf{T}$ , $\mathbf{L}$ , $\mathbf{L}$ , $\mathbf{L}$ , $\mathbf{L}$ , $\mathbf{L}$ , $\mathbf{L}$
	RIIC input pin (except for SMBus)	VIH	0.7 × VCC	-	-		Terminals for which ΔVt is not specified
	(exception Shibus)	VIL	—	-	0.3 × VCC	-	not guaranteed to have hysteresis width
		ΔV <sub>T</sub>	0.06 × VCC		_		only guaranteed to be recognized as Hig
	Pins for 5 V tolerant (PB1, PB2, PC0*1, and PD2*1)	V <sub>IH</sub>	U.8 × VCC	-	-		is above VIHmin and Low if it is belo
		VIL	-	-	0.2 × VCC		VILmax.
	Analog input pins (P40 to P47, and PH0 to PH7)	VIH	0.8 × AVCC1	-	-		VILIIIdX.
		VIL	 0.8 × AVCC2	-	0.2 × AVCC1	-	L
	Analog input pins (P50 to P55, and P60 to P65)	VIH VIL	0.0 × AVCC2	_	0.2 × AVCC2	-	
	Other input pins	VIL	0.8 × VCC			-	
	(pins other than those above)	VIL	_	_	0.2 × VCC		
High-level input	MD pin, EMLE	VIH	0.9 × VCC	_	_	v	
voltage (except for			0.8 × VCC	_	_		
Schmitt trigger nput pin)	D0 to D15		0.7 × VCC	_	_		
	RIIC (SMBus)		2.1	_	_		
Low-level input	MD pin, EMLE	VIL	-	_	0.1 × VCC	V	
voltage (except for Schmitt trigger	EXTAL, WAIT#, RSPI input pin		_	-	0.2 × VCC	1	
input pin)	D0 to D15	1	_	_	0.3 × VCC	1	
	RIIC (SMBus)	1			0.8	1	

RENESAS

Note 1. This is only available for products with 128 Kbytes of RAM.

			Conditions: VCC = 2	<b>Characteristics (2)</b> 2.7 to 5.5 V, VCC_USB = 2.7 to 5. /SS_USB = AVSS0 = AVSS1 = A r			AVCC2 :	= 3.0 to 5.5	öν,			Required conditions to guarantee the following specifications
					Symbol	Min.	Тур.	Max.	Unit	Test Conditions	L	
			High-level output voltage	P43, P47, PH1 to PH3, and PH5 to PH7	VOH	AVCC1-0.5	-	_	V	I <sub>OH</sub> = -1.0 mA		
				P50 to P55, and P60 to P65		AVCC2 - 0.5	-	_		I <sub>OH</sub> = -1.0 mA		
				P90 to P95, P71 to P76, P81, PB5, and PD3		VCC - 1.0	-	-		l <sub>OH</sub> = -5.0 mA (when the large current output is set)		
				Other than above		VCC - 0.5	-	_	1 1	I <sub>OH</sub> = -1.0 mA		
			Low-level output voltage	P43, P47, PH1 to PH3, and PH5 to PH7	VOL	_	-	0.5		I <sub>OL</sub> = 1.0 mA		
				P50 to P55, and P60 to P65		-	-	0.5		I <sub>OL</sub> = 1.0 mA		
				P90 to P95, P71 to P76, P81, PB5, and PD3		-	-	1.0		I <sub>OL</sub> = 15 mA (when the large current output is set)	/	For information under the test conditions
		_		RIIC pins		_	-	0.4		I <sub>OL</sub> = 3.0 mA		which are not listed here, refer to the IBIS
Г	Lookage current of terminals other	1				-	-	0.6		I <sub>OL</sub> = 6.0 mA		model
	Leakage current of terminals other			Other than above		-	-	0.5		l <sub>OL</sub> = 1.0 mA		
	than those described in the "Input Leakage Current" item.		Input leakage current	RES#, MD pin, PE2, and EMLE*1	lin	_	-	1.0		V <sub>in</sub> = 0 V V <sub>in</sub> = VCC		
	The off state refer to the high	$ \rangle$		P40 to P42, and P44 to P46		—	-	1.0		V <sub>in</sub> = 0 V V <sub>in</sub> = AVCC1		
L	impedance state		$\backslash$	PH0 and PH4		-	-	1.0		V <sub>in</sub> = 0 V V <sub>in</sub> = AVCC1 VOLSR.PGAVLS = 1		
Г			Three-state leakage	RIIC pins	I <sub>TSI</sub>	_	-	5.0		V <sub>in</sub> = 0 V		
	Built-in pull-up resistor value can be		current (off state)	Other than above		_	-	1.0		V <sub>in</sub> = VCC		
	calculated by using this value		Input pull-up resistors current	P43, P47, PH1 to PH3, PH5 to PH7, P50 to P55, and P60 to P65	Ιp	-300	-	-10		AVCC1 = AVCC2 = 3.0 to 5.5 V V <sub>in</sub> = 0 V		
	Pull-up resistor = voltage in use $\div$ Ip			Pins other than those above and PE2		-300	-	-10		VCC = 2.7 to 5.5 V V <sub>in</sub> = 0 V		
		-	Input pull-down resistors current	EMLE		10	-	300		V <sub>in</sub> = VCC = AVCC		
			Input capacitance	RIIC pins, PH0, and PH4	Cin	-	-	16	pF	V <sub>bias</sub> = 0 V		
				USB0_DP, and USB0_DM pins		_	-	16		V <sub>amp</sub> = 20 mV f = 1 MHz		
				Other than above		-	-	8		T <sub>a</sub> = 25°C		
			Output voltage of the	VCL pin	V <sub>CL</sub>	_	1.25	_	V			
			Note 1 The input leaf	kage current value at the EMLE pin	is only w	nen V:- = 0 V						

Note 1. The input leakage current value at the EMLE pin is only when Vin = 0 V.

RENESAS

Current consumption when all functions except BGO are in operation.	Table 45.6DC Characteristics (3) (Products with 6)Conditions:VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCCOVSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V $T_a = T_{opr}$	) = AVCC1 = /				Requ	uired conditions to guarantee the following specifications
Current consumption value when BGO is not	Item	Symbol M	D versio lin. Typ.		Unit Test C	onditions	_
working and the clock to modules described	Supply Full operation*2	Icc*3 -		75	m/. ICLK = 160		_
in Module Stop Control Registers is	current*1 Peripheral module clocks are supplied*4		- 21		PCLKA = 8		
supplied/stopped	Peripheral module clocks are stopped *4, *5	-	- 12		PCLKB = 4 PCLKC = 1 PCLKD = 4	60 MHz	
Current consumption value of each low	CoreMark Peripheral module clocks are stopped *4, *5	1 [-	- 21	-	FCLK = 40 BCLK = 40	MHz	
power consumption mode. Refer to Low Power Consumption chapter for the	Sleep mode: Peripheral module clocks are supplied*4	-	- 18	37	BCLK pin =		Differences in Typ/max are due to temperature, manufacturing
peripheral state of each modes.	All module clock stop mode (reference value)	1 -	- 9.4	73			variations, etc. (in particular due
	Increase current by BGO operation*6	1 -	- 13	17-1			to temperature)
(Palauria an averagla of DVCCT)	Increase current by operating Trusted Secure IP	1 –	- 3.9	5.0			
(Below is an example of RX66T) Table 11.2 Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode	Software standby mode	1 –	- 0.9	7.0	VOLSR.PC	GAVLS = 1	4
Entering and Exiting Low Power  Consumption Modes and Operating  All-Module Clock Stop Software Standby Deep Software	Deep software standby mode	┥ ┝━	- 14	20	JA VOLSR.PO		
States         Sleep Mode         Mode         Mode         Standby Mode           Transition condition         Control register +         Control register +         Control register +         Control register +						AVE0 - 1	—
Instruction Instruction Instruction Instruction Instruction Method of release other than reset Interrupt* Interrupt*1 Interrupt*2 Interrupt*3	Note 1. Supply current values are measured when all output pins are	unloaded and	all input pul	II-up resist	ors are disabled.		
State after release <sup>14</sup> Program execution state Program execution state Program execution state Program execution state (interrupt processing) (interrupt proces	Note 2. Peripheral module clocks are supplied. This does not include	operations as	BGO (back	ground op	erations).		
Main clock oscillator         Operating possible         Operating possible         Stopped         Stopped           High-speed on-ohip oscillator         Operating possible         Operating possible         Stopped         Stopped	Note 3. I <sub>CC</sub> depends on f (ICLK) as follows. (when ICLK : PCLKA : PCLKB : PCLKC : PCLKD : BCLK : BC	1 K nin - 4 · 2			How to cal	culate th	he actual current consumption is
Low-speed on-chip oscillator Operating possible Operating possible Stopped Stopped IWDT-dedicated on-chip oscillator Operating possible*5 Operating possible*5 Operating possible*5 Stopped (Undefined)*5	D version product						•
PLL Operating possible Operating possible Stopped Stopped	I <sub>CC</sub> Max. = 0.375 × f + 15 (full operation in high-speed operation	na mode)		<u>۱</u>			autions for high temperature operation
CPU         Stopped (Retained)         Stopped (Retained)         Stopped (Retained)         Stopped (Retained)           RAM and ECCRAM         Operating possible         Stopped (Retained)         Stopped (Retained)         Stopped (Indefined)	I <sub>CC</sub> Typ. = 0.099 × f + 5 (normal operation in high-speed operation				of each gr	oup". Fo	or details, please refer to the document
(Retained) Flash memory Operating Stopped (Retained) Stopped (Retained) Stopped (Retained)	$I_{CC}$ Max. = 0.135 × f + 15 (sleep mode)				below.		· •
USBFS host/function module (USBb) Operating possible Stopped <sup>+6</sup> Stopped <sup>+6</sup> Stopped <sup>+6</sup> Stopped <sup>+6</sup> Stopped <sup>+6</sup> (Undefined) Watchdog timer (WDTA) Stopped (Retained) Stopped <sup>+</sup> Stopped <sup>+6</sup> Stopped <sup>+6</sup> Stopped <sup>+6</sup> (Undefined)	Note 4. This does not include operations as BGO (background operations	ions), Whethe	r the periph	eral modul	e Delow.		
Watchdog timer (WDTA)         Stopped (Retained)         Stopped (Retained)         Stopped (Retained)         Stopped (Indefined)           Independent watchdog timer (IWDT)         Operating possible*5         Operating possible*5         Operating possible*5         Stopped (Undefined)*	stopped is controlled only by the bit settings in the module sto						
Port output enable (POE)         Operating possible         Operating possible <sup>+7</sup> Stopped (Retained)         Stopped (Undefined)           8-bit timer (unit 0, unit 1) (TMR)         Operating possible         Operating possible <sup>+8</sup> Stopped (Retained)         Stopped (Undefined)	Note 5. When peripheral module clocks are stopped, each clock freque				Useful Inform	nation for	RX MCUs
S-bit timer (unit 1) (TMR) Operating possible Operating possible** Stopped (Retained) Stopped (Underlined) Voltage detection circuit (LVDA) Operating possible Operating possible Operating possible Operating possible**	PCLKA, PCLKB, PCLKC, PCLKD, and the BCLK pin are the	ame.		.,			
Power-on reset circuit         Operating         Operating         Operating         Operating           Perioheral modules         Operating cossible         Stopped (Retained)         Stopped (Retained)         Stopped (Retained)	Note 6. This is an increase caused by program/erase operation to the		emory or da	ta flash me	emory during exe	cuting the	
Peripheral modules Operating possible Stopped (Retained) Stopped (Retained) Stopped (Undefined) I/O ports Operating Retained*10 Retained*11 Retained*11	user program.				, calling one	and a second	
	F <b>3</b>						

RENESAS

Required conditions to guarantee the following specifications

#### Table 45.11 DC Characteristics (5)

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V.

T<sub>a</sub> = T<sub>opr</sub>

Iter	Item			Тур.	Max.	Unit	Test Conditions
VCC ramp rate at power-on	At normal startup	SrVCC	0.02	—	8	ms/V	
	Voltage monitoring 0 reset enabled at startup*1, *2		0.02	_	20		
CC ramp rate at power fluctua	ion	dt/dVCC	1.0	-	-		When VCC change exceeds VCC ±10%

Note 1. When OFS1.LVDAS = 0.


Note 2. Settings of the OFS1 register are not read in boot mode or user boot mode, so turn on the power supply voltage with a ramp rate



SrVCC(MIN) if VCC ramp rate at power-on is more rapidly than this, it is out of the guaranteed range (0.02ms/V)

Allowable slope of power supply variation when VCC variation exceeds

±10%.






R01TU0436JJ0200 rev2.0 Jul., 2024

DC CHARACTE	RISTICS		Require	d conditi ollowing		<i>.</i>	ee the	]	
The current value that flows in from external	Table 61.8Permissible OutpConditions:VCC = AVCC0 = AVCC0VSS = AVSS0 = AVSS0AVSS $T_a = T_{opr}$	1 = VCC_USB = V <sub>B</sub>		≤ VREFH0	≤ AVCC	0,			Port driving ability set by Port Capacity Control register (DSCRx). The output impedance
		Item		Symbol	Min	Тур.	Max.	Unit	is as follows.
Average current over MCU driving time.	Permissible output low current	All output pins*1	Normal drive	IQ	_	_	2.0	mA	Name at define at the define at the
	(average value per pin)	All output pins*2	High drive		_	_	3.8	1	Normal drive > High drive > High speed interface high drive
(Example) If the values are 1mA, 2mA and 3mA, the average value is 6mA/3		All output pins*3	High-speed interface high-drive		_	-	7.5		speed interface high drive
= Average 2mA	Permissible output low current	All output pins*1	Normal drive	I <sub>OL</sub>		_	4.0	mA	
	(max. value per pin)	All output pins*2	High drive	1		_	7.6	1	
The maximum allowable current value		All output pins*3	High-speed interface high-drive		_	_	15		
that can flow in per pin. If this value is	Permissible output low current (total)	Total of all output p	ins	ΣI <sub>OL</sub>		_	80	mA	
exceeded, reliability cannot be ensured.	Permissible output high current	All output pins*1	Normal drive	I <sub>OH</sub>		—	-2.0	mA	
	(average value per pin)	All output pins*2	High drive		_	—	-3.8		
Total current value of all MCU output		All output pins*3	High-speed interface high-drive			—	-7.5		
·	Permissible output high current	All output pins*1	Normal drive	I <sub>OH</sub>		—	-4.0	mA	
	(max. value per pin)	All output pins*2	High drive			—	-7.6		
The current value that flows out from	_/	All output pins*3	High-speed interface high-drive		_	—	-15		
	Permissible output high current (total)	Total of all output p	ins	ΣΙΟΗ	—	—	-80	mA	
	Caution: To protect the MCU's reliab Note 1. This is the value when norma Note 2. This is the value when high d which high driving ability is fix Note 3. This is the value when high-sp is selectable.	l driving ability is set v riving ability is set with ed.	vith a pin for which normal n a pin for which normal dr	driving abil iving ability	ty is selec is selectal	table. ble or the			
© 2024 Renesas Electronics Corporation. All rights reserved.	R01TU0436JJ0200 rev2.0 Jul., 2024	I	Page 10						RENESAS

#### © 2024 Renesas Electronics Corporation. All rights reserved.

#### Table 45.13 Thermal Resistance Value (Reference)

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,  $T_a = T_{opr}$ 



Note: The values are reference values when the 4-layer printed circuit board is used. Thermal resistance depends on the number of layers and size of the board. For details, refer to the JEDEC standards.

The power dissipation flows out of the component through multiple paths.


Ta: Temperature of a place not affected by a heat source



# **AC CHARACTERISTICS AND OTHERS**



### **PREREQUISITES:**



Typical example in AC Characteristics

#### 2. Notation of clocks in AC Specification section

Depending on the product, there are places where the clock notation is omitted. For the exact clock name, refer to the Clock section of the hardware manual.

Example : Notation in AC Characteristics section : PCLK, notation in Clock section : PCLKB Notation in AC Characteristics section : ADCLK, notation in Clock section : PCLKD

#### RENESAS

### AC CHARACTERISTICS : RESET TIMING

45.4.1 Reset Timing

#### Table 45.17 Reset Timing

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,


internal initialization. Be sure to input a reset that is greater than or equal to the value described in this manual. If the reset time is short, the MCU may not be initialized correctly and operation may not be possible.


This is the reset time required for

After the reset pin is turned High, the reset process is required internally. After this time has elapsed, the reset is canceled and the user program is executed.

The starting point of tRESWP is the lower limit of the recommended line-voltage (in this case, 2.7V).

	T <sub>a</sub> = T <sub>opr</sub>						
	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
RES# pulse	Power-on	tRESWP	2.0	_	—	ms	Figure 45.2
width	Deep software standby mode	tRESWD	0.6	_	_	]	Figure 45.3
	Software standby mode	t <sub>RESWS</sub>	0.3	_	_	1	
	Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory	<sup>t</sup> RESWF	200	_	_	μs	
	Other than above	tRESW	200	_	_		
Waiting time a	after release from the RES# pin reset	t <sub>RESWT</sub>	62	_	63	t <sub>Lcyc</sub>	Figure 45.2
Internal reset (independent software rese	watchdog timer reset, watchdog timer reset,	t <sub>RESW2</sub>	108	—	116		








Figure 45.3 Reset Input Timing

Required conditions to guarantee the following specifications.

#### RENESAS

### POWER-ON RESET CIRCUIT AND VOLTAGE DETECTION CIRCUIT CHARACTERISTICS

This is used to release the internal-reset state <u>at the</u> <u>time of power-on (when VCC rises)</u>. Internal-reset release is released after tdet+tPOR period has elapsed from VPOR. Increase VCC to the operating voltage before releasing.

Enable or disable can be selected by the voltage that generates the internal reset <u>when VCC drops</u>. When enabled, the voltage can be selected from n level (2 level in this example). The internal-reset release is released after the elapse of tdet+tLVD0 period from Vdet0. Increase VCC to the operating voltage before releasing.


These are the voltages that interrupt (You can choose from non-maskable and maskable. In addition, the timing of occurrence can be selected from both ascent and descent.) or cause an internal reset <u>when VCC rises and falls</u>. Enabled/Disabled can be selected. The voltage can be selected from n levels (5 levels in this example). When LVD1RN(LVD2RN) = "0", the internal-reset release is released after Vdet1 (2) rising voltage elapses for tdet+tLVD1 (2) time, and when LVD1RN(LVD2RN) = "1", the internal-reset release is released after tLVD1 (2) time elapses for Vdet1 (2) falling voltage. Increase VCC to the operating voltage before releasing. 45.11 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 45.54 Power-on Reset Circuit and Voltage Detection Circuit Characteristics Required conditions to guarantee the following CC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, Conditio specifications. = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr Item Symbol Min Тур. Max. Unit Test Conditions 2.58 Voltage detection level Power-on reset (POR) 2.46 2.70 Figure 45.67 VPOR V Voltage detection circuit 4 04 4.22 4 40 Figure 45.68 V<sub>det0 1</sub> Internal-reset holding period of POR. (LVD0) 2.71 2.83 2.95 V<sub>det0 2</sub> V<sub>det1\_0</sub> 4.57 4.75 Figure 45.69 /oltage detection circuit 4.39 LVD1) Internal-reset holding period of LVDn. 4.29 4.47 4.65 V<sub>det1 1</sub> 4.50 4 14 4.32 V<sub>det1 2</sub> 2.93 2.81 This is the time below the detect voltage (the time V<sub>det1 3</sub> 2.76 2.88 3.00 V<sub>det1 4</sub> from detecting the voltage at VCC drop to detecting Figure 45.70 4.39 4.57 4.75 Voltage detection circuit V<sub>det2</sub> 0 the voltage at VCC rise). If the period is not secured, (LVD2) 4.29 65 V<sub>det2</sub> 1 the voltage cannot be detected correctly when VCC 4.14 4.50 V<sub>det2 2</sub> 4.32 rises, and a power-on reset does not occur. V<sub>det2\_3</sub> 2.81 3.05 V<sub>det2</sub> 4 Voltage detection response delay time (delay time 13.7 Figure 45.67 Internal reset time Power-on reset time ms **t**POR until it reacts after voltage detection). iaure 45.68 LVD0 reset time t<sub>LVD0</sub> LVD1 reset time 0.57 Figure 45.69 t<sub>LVD1</sub> Even if LVD is enabled, it will not function as an 0.57 Figure 45.70 LVD2 reset time t<sub>LVD2</sub> 200 Figure 45.67, Minimum VCC down time **t**VOFF us LVD immediately. Td(E-A) Be sure to wait for the time before using the Figure 45.67 to Response delay time t<sub>det</sub> us Figure 45.70 product. 20 LVD operation stabilization time (after LVD is enabled) Figure 45.69, T<sub>d(E-A)</sub> μs Figure 45.70 80 m٧ Hysteresis width (LVD1 and LVD2) VIVH Voltage detection has hysteresis. Detecting The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels VPOR. Vdet deviation of TYP:80mV occurs. Note: and Vdet2 for the POR/ LVD.

RENESAS

Page 15

# SUPPLEMENTARY INFORMATION : POWER-ON RESET CIRCUIT AND VOLTAGE DETECTION CIRCUIT CHARACTERISTICS



RENESAS

© 2024 Renesas Electronics Corporation. All rights reserved.

### **AC CHARACTERISTICS : CLOCK TIMING**

45.4.2 **Clock Timing** 

Since the BCLK pin is connected to the other device, please check the specifications of the other device before confirming this characteristic.

#### Table 45.18 BCLK Pin Output Clock Timing (1)

Conditions: 4.5 V ≤ VCC ≤ 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS USB = AVSS0 = AVSS1 = AVSS2 = 0 V.

 $T_a = T_{opr}$ 

Item	Symbol	Min.	Тур.	Max.	Unit	Fost Conditions
BCLK pin output cycle time	t <sub>Bcyc</sub>	25	-	—	ns	Figure 45.4
BCLK pin output high pulse width	t <sub>CH</sub>	7.5	-	_	Ī	
BCLK pin output low pulse width	t <sub>CL</sub>	7.5	-	_	1	
BCLK pin output rising time	t <sub>Cr</sub>	_	-	5	I	
BCLK pin output falling time	t <sub>Cf</sub>	—	-	5	Ī	


#### Table 45.19 BCLK Pin Output Clock Timing (2)

Conditions: 2.7 V ≤ VCC < 4.5 V, VCC USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 VSS = VSS USB = AVSS0 = AVSS1 = AVSS2 = 0 V,  $T_a = T_{opr}$ 

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
BCLK pin output cycle time	t <sub>Bcyc</sub>	31.25	—	_	ns	Figure 45.4
BCLK pin output high pulse width	t <sub>CH</sub>	10.625	—	—		
BCLK pin output low pulse width	t <sub>CL</sub>	10.625	—	—		
BCLK pin output rising time	t <sub>Cr</sub>	-	—	5		
BCLK pin output falling time	t <sub>Cf</sub>	_	—	5		

Required conditions to guarantee the following specifications. In addition, there are cases where two types are listed for the same terminal output as shown in the two tables on the left. These are different conditions, so please confirm that you have met your usage conditions.


RENESAS



R01TU0436JJ0200 rev2.0 Jul., 2024


Page 17

# AC CHARACTERISTICS : CLOCK TIMING



RENESAS

# AC CHARACTERISTICS : LOCO, IWDT CLOCK TIMING



R01TU0436JJ0200 rev2.0 Jul., 2024 RENESAS

# **AC CHARACTERISTICS : HOCO CLOCK TIMING**


HOCO oscillator frequency can be selected from several options. For this device, the oscillator frequency of 16/18/20MHz can be selected. This table also shows the errors at each oscillation frequency.

In addition, note that the measurement conditions have temperature characteristics. The accuracy according to this value is as follows.

Oscillation frequency (MHz)	Error (Ta = -20~105°C)	Error (Ta = -40~-20°C)
16	±2.4375%	±3%
18	±2.44%	±3%
20	±2.4	±3%

It takes time for the operation to stabilize after power is supplied to HOCO. When changing HOCO power supply to OFF $\rightarrow$ ON, make sure that HOCO oscillates (HOCOCR.HCSTP=0) after the power supply stabilization period has elapsed. After resetting, the power is supplied (HOCOPCR.HOCOPCNT=0).

#### Table 45.23 HOCO Clock Timing



HOCOCR.HCSTP High-speed on-chip oscillator output OSCOVFSR.HCOVF HOCO clock

Figure 45.9 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)




Figure 45.10 High-Speed On-Chip Oscillator Power Supply Control Timing

Required conditions to guarantee the following specifications.

It takes time to stabilize the oscillation after HOCO is oscillated (HOCOCR.HCSTP=0). Max. 149us is applied under the conditions in this table.

#### RENESAS

R01TU0436JJ0200 rev2.0 Jul., 2024

Page 20


# **AC CHARACTERISTICS : PLL CLOCK TIMING**

Table 45.24 PLL Clock Timing Conditions: VCC = 2.7 to 5.5 V. VCC USB = 2.7 to 5.5 V. AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V. Required conditions to guarantee the VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, following specifications. The output clock frequency range of  $T_a = T_{opr}$ the PLL frequency synthesizer. Note that this is not the operation Test Symbol Unit Item Min. Max TVD. Conditions clock. In addition, please note that the input frequency range of the PLL PLL clock oscillation frequency fPLL 120 240 MHz \_ frequency synthesizer is determined PLL clock oscillation stabilization wait time Figure 45.11 259 320 **t**PLLWT μs \_ by the product<sup>NOTE</sup>. NOTE : Refer to the Clock Generation Circuit section in the User's Manual PLLCR2.PLLEN Hardware. PLL circuit output **t**PLLWT OSCOVESR.PLOVE It takes time to stabilize the oscillation after PLL is oscillated PLL clock (PLLCR2.PLLEN=0). Max. 320us is applied under the conditions in this table. Figure 45.11 PLL Clock Oscillation Start Timing



### AC CHARACTERISTICS : TIMING OF RECOVERY FROM LOW POWER CONSUMPTION MODE

Timing of Recovery from Low Power Consumption Modes



Note 1. The time for return after release from software standby is determined by the value obtained by adding the oscillation stabilization waiting time (t<sub>SBYOBCWT</sub>) and the time required for operations by the software standby release sequencer (t<sub>SBYOBCWT</sub>).

Note 2. When several oscillators were running before the transition to software standby, the greatest value of the oscillation stabilization waiting time t<sub>BBYOBCWT</sub> is selected.

Note 3. For n, the greatest value is selected from among the internal clock division settings.

Note 4. This condition applies when f<sub>ICLK</sub>: f<sub>FCLK</sub> = 1 : 1, 2 : 1, or 4 : 1.


45.4.3



### **AC CHARACTERISTICS : CONTROL SIGNAL TIMING**

45.4.4 Control Signal Timing

#### Table 45.27 Control Signal Timing



#### Figure 45.15 IRQ Interrupt Input Timing

R01TU0436JJ0200 rev2.0 Jul., 2024

Page 23



### AC CHARACTERISTICS : BUS TIMING

45.4.5 Bus Timing

Required conditions to guarantee the following specifications. Pay special attention when selecting the output load conditions and drive capability. If the normal drive output is selected for bus driving, the timing may not be long enough and access may not be performed correctly.

#### Table 45.28 Bus Timing (1)


Conditions:  $4.5 \vee \leq \vee CC \leq 5.5 \vee$ ,  $\vee VCC\_USB = 2.7 \text{ to } 5.5 \vee$ ,  $A\vee CC0 = A\vee CC1 = A\vee CC2 = 3.0 \text{ to } 5.5 \vee$ ,  $\vee SS = \vee SS\_USB = A\vee SS0 = A\vee SS1 = A\vee SS2 = 0 \vee$ ,  $T_a = T_{opr}$ , ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz,  $Output \text{ load conditions: } \vee_{OH} = 0.5 \times \vee VCC$ ,  $\vee_{OL} = 0.5 \times \vee VCC$ , C = 30 pF,

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	
Address delay time	t <sub>AD</sub>	—	_	12.5	ns	Figure 45.16 to	
Byte control delay time	t <sub>BCD</sub>	—	_	12.5		Figure 45.21	
CS# delay time	t <sub>CSD</sub>	—	_	12.5			-
ALE delay time	t <sub>ALED</sub>	—	_	12.5			As for this value, it does not become 0 or less.
RD# delay time	t <sub>RSD</sub>	—	_	12.5			
Read data setup time	t <sub>RDS</sub>	12.5	_				
Read data hold time	t <sub>RDH</sub>	0	- /				
WR# delay time	t <sub>WRD</sub>	-	_	12.5			
Write data delay time	t <sub>WDD</sub>	—	_	12.5			
Write data hold time	t <sub>WDH</sub>	0	_	_			
WAIT# setup time	t <sub>WTS</sub>	12.5	_	_	Ī	Figure 45.22	
WAIT# hold time	t <sub>WTH</sub>	0	_	_			


© 2024 Renesas Electronics Corporation. All rights reserved.

### AC CHARACTERISTICS : EXTERNAL BUS READ/WRITE TIMING



Page 25


# AC CHARACTERISTICS : ADDRESS/DATA MULTIPLEX TIMING





© 2024 Renesas Electronics Corporation. All rights reserved.

### AC CHARACTERISTICS : NOTE WHEN BCLK PIN IS SET TO 1/2 OF THE INTERNAL BCLK



WAIT cycling is inserted synchronously with the inner BCLK. When BCLK pin output is set to 1/2 of the internal BCLK clock, note that the assertion/negation timing of the control signals may change not only at the rising timing but also at the falling timing of the BCLK pin depending on the number of WAITs set.

(when 1/2 BCLK is Selected with the BCLK Pin Output Select Bit) (n = 0 to 3, m = 0, 1)



### AC CHARACTERISTICS : I/O PORT TIMING

45.4.6.1 I/O Port

#### Table 45.30 I/O Port Timing


Conditions: VCC = 2.7 to 5.5 V, VCC USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,

VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T<sub>a</sub> = T<sub>opr</sub>,

ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions:  $V_{OH} = 0.5 \times VCC$ ,  $V_{OL} = 0.5 \times VCC$ , C = 30 pF,

RENESAS

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).





### **AC CHARACTERISTICS : MTU**

#### The MTIOCnm pin (n=0~4,6,7,9, m=A~D) and the MTIC5m pin (m=U,V,W) and the internal clock of the input capture pin are asynchronous. Therefore, the input capture input pulse width must be at least 1.5 PCLKC wide on a single edge and 2.5 PCLKC on both edges.

Input timing of external clock pins and external clock pins in phase coefficient mode. Note that High width /Low width is specified.

#### Table 45.32 MTU Timing

Conditions: VCC = 2.7 to 5.5 V, VCC USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,

VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T<sub>a</sub> = T<sub>opr</sub>, ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions: V<sub>OH</sub> = 0.5 × VCC, V<sub>OI</sub> = 0.5 × VCC, C = 30 pF,

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

	Item	Symbol	Min.	Max.	Unit*1	Test Conditions	
MTU	Input capture input pulse width	Single-edge setting	<sup>t</sup> мтісw	1.5	-	t <sub>PCcyc</sub>	Figure 45.25
	•	Both-edge setting		2.5	-		
	Timer clock pulse width	Single-edge setting	t <sub>мтскwн,</sub> t <sub>мтскwl</sub>	1.5	-	t <sub>PCcyc</sub>	Figure 45.26
		Both-edge setting		2.5	-	]	
		Phase counting mode		2.5	-	1	

Note 1. t<sub>PCoyc</sub>: PCLKC cycle





Figure 45.25 MTU Input Capture Input Timing



#### Figure 45.26 MTU Clock Input Timing

R01TU0436JJ0200 rev2.0 Jul., 2024

Page 29

Required conditions to guarantee the following specifications. Clock and output load conditions in particular are greatly affected by clock timing.

#### RENESAS

#### **AC CHARACTERISTICS : POE, POEG**

		Output load co High-drive out	put is selected by the dri	CC, V <sub>OL</sub> = (	).5 × V contro	CC, C I regis	C = 30 pF, ster (other than fo	r P53 ti	,
			Item		Min.	Тур.	Max.	Unit*1	Test Conditions
	POE	POEn# input pulse width (n = 0, 4, and 8 to 14)		t <sub>POEW</sub>	1.5	-	-	t <sub>PBcyc</sub>	Figure 45.27
This is a rules for POE3 (Port Output Enable 3) module. The control target pins of POE3 are		Output disable time	Transition of the POEn# signal level	t <sub>POEDI</sub>	-	-	5 PCLKB + 0.24	μs	Figure 45.28 When detecting falling edges (ICSRm.POEnM[3:0] = 0000b (m = 1 to 5, 7 to 9, n = 0, 4, 8 to 14))
PWM output pins of MTU3 and PWM	]		Simultaneous conduction of output pins	<sup>t</sup> POEDO	-	-	3 PCLKB + 0.2	μs	Figure 45.29
output pins of GPTW.			Detection of comparator outputs	<sup>t</sup> POEDC	_	_	5 PCLKB + 0.2	μs	Figure 45.30 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C.
			Register setting	tPOEDS	-	-	1 PCLKB + 0.2	μs	Figure 45.31 Time for access to the register is not included.
			Oscillation stop detection	t <sub>POEDOS</sub>	—	_	21	μs	Figure 45.32
This is a rules for POEG (GPTW Port	POEG	GTETRGn input puls	e width (n = A to D)	<sup>t</sup> POEGW	1.5	-	_	t <sub>PBcyc</sub>	Figure 45.33
Output Enable) modules. POEG control target terminal is PWM		Output disable time	Input level detection of the GTETRGn pin (via flag)	<sup>t</sup> POEGDI	-	-	3 PCLKB + 0.34	μs	Figure 45.34 When the digital noise filter is not in use (POEGGn.NFEN = 0 (n = A to D))
output terminal of GPTW. Note that MTU3's PWM out terminal is not included.			Detection of the output stopping signal from GPTW (deadtime error, simultaneous high output, or simultaneous low out- put)	<sup>t</sup> POEGDE	-	-	0.5	μs	Figure 45.35
			Edge detection signal from a comparator	t <sub>POEGDC</sub>	_	-	4 PCLKB + 0.5	μs	Figure 45.36 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C.
			Register setting	t <sub>POEGDS</sub>	-	-	1 PCLKB + 0.3	μs	Figure 45.37 Time for access to the register is not included.
			Oscillation stop detection	t <sub>POEGDOS</sub>	—	-	21	μs	Figure 45.38
			Input level detection of the GTETRGn pin (direct path)	<sup>t</sup> POEGDDI	-	-	2 PCLKB + 1 PCLKC + 0.34	μs	Figure 45.39
			Level detection signal from a comparator	t <sub>POEGDDC</sub>	-	-	3 PCLKB + 0.3	μs	Figure 45.40 The time is that when the noise filter for comparator C is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by comparator C.

Required conditions to guarantee the following specifications. Clock and output load conditions, in particular, are greatly affected by timing.

Please note that POE(MTU3/GPTW port output enable and POEG(GPTW port output enable differ in their specifications. They differ according to the electrical characteristics. Therefore, the timing of reflection is different.

© 2024 Renesas Electronics Corporation. All rights reserved.

Page 30

# AC CHARACTERISTICS : POE, POEG TIMING (TRIGGER PIN INPUT)

External trigger pin input (Specified pulse width)

Trigger terminal input pulse width (POE3: POEn#, POEG:GTETRGn) of POE3, POEG module. Both are asynchronous to the internal clocks, so the input-pulse width requires a 1.5PCLKB width at a minimum.


#### External trigger pin input (Stop time)


In the case of POE3, this is the time from the input of POE# to the time when the output stop of the following target PWM output pins.

In the case of POEG, this is the time from the input of GTETRGn to the time when the output stop of the following target PWM output pins.

- Target PWM Output port POE3 : PWM output port of MTU3/GPTW POEG : PWM output port of GPTW

The POE3 waveform on the right shows the timing diagram at the time of edge detection. The POEG waveform shows a timing diagram in case of the noise filter is not used and "via flag"/"direct path". In addition, the level detection stops the output of the target PWM output terminal after the sampling count set by ICSRm.POEnM2[3:0] for POE3 or OEGGn.NFCS[1:0] for POEG has been met and the time to stop output as shown in the right figure has elapsed.








Page 31

### AC CHARACTERISTICS : POE, POEG TIMING (PWM OUTPUT SHORT-CIRCUIT, OSCILLATION STOPPED)

#### PWM output-short circuit

When the short-circuit of PWM output signal (positive and negative phases are active at the same time) continues for longer than 1PCLK, the following target PWM output pins stop output.

- Target PWM Output port POE3 : PWM output port of MTU3/GPTW POEG : PWM output port of GPTW



#### Stop oscillation

This is the time until the target PWM output pins listed below stop outputting when an oscillation stop detection signal is input to the POE3 or POEG module.


- Target PWM Output port POE3 : PWM output port of MTU3/GPTW POEG : PWM output port of GPTW

put n	POE3	POEG					
o the	Main clock	Main clock					
7.4.7	Oscillation stop detection	Oscillation stop detection					
W	MTU PWM output pins Outputs disabled GPTW PWM output pins	GPTW PWM output pins					
	Figure 45.32 Output Disable Time for POE in Response to the Oscillation Stop Detection	Figure 45.38 Output Disable Time of POEG in Response to the Oscillation Stop Detection					



### **AC CHARACTERISTICS : POE, POEG TIMING** (COMPARATOR DETECT AND REGISTER SETTINGS)

#### Comparator output detection



# AC CHARACTERISTICS : A/D CONVERTER TRIGGER TIMING

#### Table 45.36 A/D Converter Trigger Timing

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,

VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T<sub>a</sub> = T<sub>opr</sub>,


ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions:  $V_{OH} = 0.5 \times VCC$ ,  $V_{OI} = 0.5 \times VCC$ , C = 30 pF,

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

	Item	Symbol	Min.	Max.	Unit*1	Test Conditions	
A/D converter	A/D converter trigger input pulse width	t <sub>TRGW</sub>	1.5	_	t <sub>PBcyc</sub>	Figure 45.44	

The timing clock for capturing A/D converter trigger pin level is captured not by the operation clock for A/D but by the operation clock for I/O. \*For this example, PCLKB is not A/D operation clock but I/O operation clock.







### **AC CHARACTERISTICS : RSPI**

	Output load	3.0 to 5.5V, = 8 to 160 MHz, BCLK = 8 to 60 for P53 to P55 and P60 to P65).						
lten		n	Symbol	Min.*1	Max.*1	Unit*1	Test (	Conditions
RSPI	RSPCK clock	Master	t <sub>SPcyc</sub>	2	4096	t <sub>PACVC</sub>	Figure 45.53	
	oycle	Slave	oreje	4	_	FALL	Ŭ	
	RSPCK clock high pulse width	Master	t <sub>spckwh</sub>	(t <sub>SPCyc</sub> - t <sub>SPCKr</sub> - t <sub>SPCKr</sub> ) / 2 - 3	-	ns		
		Slave	1	(t <sub>BPCyc</sub> - t <sub>BPCKr</sub> - t <sub>BPCKr</sub> ) / 2	-	ns		
	RSPCK clock low pulse width	Master	t <sub>spckwl</sub>	(t <sub>SPCyc</sub> - t <sub>SPCKr</sub> - t <sub>SPCKr</sub> ) / 2 - 3	-	ns		
		Slave	1	(t <sub>SPCyc</sub> - t <sub>SPCKr</sub> - t <sub>SPCKt</sub> ) / 2	-	ns		
	RSPCK clock	Output	t <sub>spckr,</sub>	-	5	ns	1	
	rise/fall time	Input	t <sub>SPCK1</sub>	-	1	μs	1	
	Data input setup	Master	t <sub>su</sub>	6	-	ns	VCC ≥ 4.5 V	Figure 45.54
	time			11	-	1	VCC < 4.5 V	Figure 45.59
		Slave	1	8.3	_	1	Figure 45.54	to Figure 45.5
	Data input hold time	PCLKA division ratio set to 1/2	t <sub>HF</sub>	0	-	ns		-
		PCLKA division ratio set to a value other than 1/2	ţ,	t <sub>PACyc</sub>	-			
		Slave		8.3	-			
	SSL setup time	Master	t <sub>LEAD</sub>	1	8	t <sub>SPcyc</sub>	]	
		Slave	1	6	-	t <sub>PACyc</sub>	1	
	SSL hold time	Master	t <sub>lag</sub>	1	8	t <sub>SPcyc</sub>	1	
		Slave	1	6	-	t <sub>PAcyc</sub>	1	
	Data output	Master	t <sub>op</sub>	_	6.3	ns	VCC ≥ 4.5 V	
	delay time	Slave	1	_	28	1		Figure 45.59
		Master	1	-	11.3	ns	VCC < 4.5 V	1
		Slave	1	-	33	1		
	Data output hold	Master	t <sub>он</sub>	0	_	ns	Figure 45.54	to Figure 45.5
	time	Slave	1	0	-	1		
	Successive transmission	Master	t <sub>тр</sub>	t <sub>oPcyc</sub> + 2 × t <sub>PAcyc</sub>	8 × t <sub>8Pcyc</sub> + 2 × t <sub>PAcyc</sub>	ns	1	
	delay time	Slave	1	6 × t <sub>PACyc</sub>	-	1		
	MOSI and MISO	Output	t <sub>Dr</sub> , t <sub>Dr</sub>	-	5	ns	1	
	rise/fall time	Input	1	_	1	μs	1	
	SSL	Output	t <sub>esur.</sub>	_	5	ns	1	
	rise/fall time	Input	tSSLf	-	1	μs	1	
	Slave access time	2	teA	_	2 × t <sub>PAcyc</sub> + 28	ns	VCC ≥ 4.5 V	Figure 45.58
				_	2 × t <sub>PACVC</sub> + 33	1	VCC < 4.5 V	Figure 45.59
	Slave output release time		t <sub>REL</sub>	_	2 × t <sub>PAcyc</sub> + 28	ns	VCC ≥ 4.5 V	1
					2 × t <sub>PAcyc</sub> + 33	1	VCC < 4.5 V	4

Required conditions to guarantee the following specifications.

Consider the max. bit rate considering the specifications of the communication-facing IC, such as setting up and holding, and the bus configuration (bus loading).





### **AC CHARACTERISTICS : SIMPLE SPI TIMING**

#### Table 45.40 Simple SPI Timing

Conditions: VCC = 2.7 to 5.5 V, VCC USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V,

VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, T<sub>a</sub> = T<sub>opp</sub>, ICLK = 8 to 160 MHz, PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, PCLKC = 8 to 160 MHz, BCLK = 8 to 60 MHz, Output load conditions: VoH = 0.5 × VCC, VoL = 0.5 × VCC, C = 30 pF,

High-drive output is selected by the driving ability control register (other than for P53 to P55 and P60 to P65).

Required conditions to guarantee the following specifications.


Consider the max. bit rate by considering the specifications of the communication destination IC, such as setting up and holding, and the bus configuration (bus loading).

	Item	Symbol	Min.	Max.	Unit <sup>*1</sup>	Test Conditions		
Simple	SCK clock cycle output (master)	t <sub>SPcyc</sub>	4	65536	t <sub>PACyc</sub>	Figure 45.48		
SPI (SCI11)	SCK clock cycle input (slave)		8	-				
(00111)	SCK clock high pulse width	t <sub>арскин</sub>	0.4	0.6	t <sub>SPcyc</sub>	1		
	SCK clock low pulse width	t <sub>SPCKWL</sub>	0.4	0.6	t <sub>SPcyc</sub>	1		
	SCK clock rise/fall time	t <sub>арски,</sub> t <sub>арски</sub>	—	20	ns	1		
	Data input setup time	t <sub>su</sub>	33.3	-	ns	Figure 45.49 to		
	Data input hold time	t <sub>H</sub>	33.3	-	ns	Figure 45.52		
	SS input setup time	t <sub>lead</sub>	1	-	t <sub>SPcyc</sub>	1		
	SS input hold time	t <sub>lag</sub>	1	-	t <sub>SPcyc</sub>	1		
	Data output delay time	t <sub>op</sub>	-	33.3	ns	1		
	Data output hold time	t <sub>он</sub>	-10	-	ns	1		
	Data rise/fall time	tor, tor	-	16.6	ns	1		
	S input rise/fall time	t <sub>ssur,</sub> t <sub>ssur</sub>	-	16.6	ns	]		
	Slave access time	t <sub>sa</sub>	-	7	t <sub>PAcyc</sub>	Figure 45.51,		
	Slave output release time	t <sub>REL</sub>	-	7	t <sub>PACyc</sub>	Figure 45.52		
Simple SPI (SCI1, SCI5, SCI6, SCI8, SCI8, SCI9,	SCK clock cycle output (master)	t <sub>sPcyc</sub>	4	65536	t <sub>PBcyc</sub>	Figure 45.48		
	SCK clock cycle input (slave)		8	—				
	SCK clock high pulse width	t <sub>spckwh</sub>	0.4	0.6	t <sub>SPcyc</sub>	1		
	SCK clock low pulse width	t <sub>SPCKWL</sub>	0.4	0.6	t <sub>SPcyc</sub>	]		
	SCK clock rise/fall time	t <sub>арски,</sub> t <sub>арски</sub>	—	20	ns	]		
SCI12)	Data input setup time	t <sub>su</sub>	33.3	-	ns	Figure 45.49 to		
	Data input hold time	t <sub>H</sub>	33.3	_	ns	Figure 45.52		
	SS input setup time	t <sub>lead</sub>	1	-	t <sub>sPcyc</sub>	]		
	SS input hold time	t <sub>lag</sub>	1	-	t <sub>SPcyc</sub>	]		
•	Data output delay time	top	-	33.3	ns	]		
	Data output hold time	t <sub>он</sub>	-10	-	ns	1		
	Data rise/fall time	tor, tor	_	16.6	ns	1		
	SS input rise/fall time	t <sub>ssur,</sub> t <sub>ssur</sub>	-	16.6	ns	]		
	Slave access time	t <sub>SA</sub>	-	7	t <sub>PBcyc</sub>	Figure 45.51,		
	Slave output release time	t <sub>REL</sub>	-	7	t <sub>PBCyc</sub>	Figure 45.52		
Note 1 4	· PCLKA avala t · PCLKB avala					•		


Note 1. tPAcvc: PCLKA cycle, tPBcvc: PCLKB cycle



# **AC CHARACTERISTICS (RSPI)**











When performing continuous communication, a wait time is required when one frame of data is transmitted.



## **RIIC BUS INTERFACE INPUT/OUTPUT TIMING**









Figure 45.60 RIIC Bus Interface Input/Output Timing



### **A/D CONVERSION CHARACTERISTICS**

45.6 A/D Conversion Characteristics



R01TU0436JJ0200 rev2.0 Jul., 2024

Page 39

### **EXPLANATION OF** A/D CONVERTER-CHARACTERISTIC TERMINOLOGY

#### Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of analog input voltage (1-LSB width), that can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and if reference voltage (VREFH0 = 3.072 V), then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, 1.5 mV, ... are used as analog input voltages.

If analog input voltage is 6 mV, absolute accuracy =  $\pm 5$  LSB means that the actual A/D conversion result is in the range of 003h to 00Dh though an output code, 008h, can be expected from the theoretical A/D conversion characteristics.

#### Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

#### Differential nonlinearity error (DNL)


Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

#### Offset error

Offset error is the difference between a transition point of the ideal first output code and the actual first output code.

#### Full-scale error

Full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.



### RENESAS

### **A/D INTERNAL REFERENCE VOLTAGE CHARACTERISTICS**

It is the reference voltage inside the chip, not the reference voltage of A/D converters. Measuring this value can be used to determine if AD modulehas failed.

#### Table 45.48 A/D Internal Reference Voltage Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.6 V, VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V,  $T_a = T_{opr}$ , PCLKB = PCLKD = 8 to 60 MHz This is a total consideration including voltagefluctuation, temperature-fluctuation, secular change, and variation of individual MCU.

Item	Min.	Тур.	Max.	Unit	Test Conditions
A/D internal reference voltage	1.20	1.25	1.30	V	


Note: The above specification values apply during normal operations.

Required conditions to guarantee the following specifications.

Can be used to determine if a AD module is faulty or a reference voltage is faulty.



### **PROGRAMMABLE GAIN AMPLIFIER CHARACTERISTICS**



R01TU0436JJ0200 rev2.0 Jul., 2024

Page 42



## **COMPARATOR CHARACTERISTICS**

	45.8	Comparator Charact		Required conditions to guarate following specifications				
		e 45.51 Comparator Chara tions: VCC = 2.7 to 5.5 V, VCC_ VSS = VSS_USB = AVSS	USB = 2.7 to 5	5.5 V, AVCC AVSS2 = 0 V	0 = AVCC1 /, T <sub>a</sub> = T <sub>opr</sub>	= AVCC2 =	3.0 to 5.5	√,
		Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
This is the waiting time required to stabilize	Input	offset voltage	V <sub>IO</sub>	—	8	40	mV	
the operation after changing the setting of	Refer	ence input voltage range	V <sub>ref</sub>	0	—	AVCC1	V	CMPSEL1.CVRS[3:0] = 0100b, 1000b
the comparator using the CMPSELx register.				0	_	AVCC2		CMPSEL1.CVRS[3:0] = 0001b, 0010b
	Respo	onse time	t <sub>tot(r)</sub>	—	_	200	ns	
	\		t <sub>tot(f)</sub>	—	_	200		CMPCTL.CDFS[1:0] = 00b
This is the time it takes for the operation to stabilize after setting CMPCTL.HCMPON=1.		ng time for stabilization following ning of the input	t <sub>cwait</sub>	300		_		
	Opera	ation stabilization time	t <sub>cmp</sub>			1	μs	
It is an electrical characteristic value at overdrive voltage (VOD) = 100 mV.		Reference input voltage MPCn0 to CMPCn3 nalog input voltage)	↓ 100 mV	/				
		COMPn tput for monitoring the results of comparison) (n = 0 to 5)						
	Figur	re 45.66 Comparator Resp	oonse Time					

Required conditions to quarantee the



## **D/A CONVERSION CHARACTERISTICS**

60.7 D/A Conversion Characteristics Required conditions to guarantee the following specifications.

• (ENESAS

Table 60.52 D/A Conversion CharacteristicsConditions: VCC = AVCC0 = AVCC1 = VCC\_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS USB = 0 V,

 $T_a = T_{opr}$ 

		Symbol	Min.	Тур.	Max.	Unit	Test Conditions			
	Resolution	—	12	12	12	Bit		If an output without buffer is		
	Unbuffered output	Absolute accuracy	-	—	_	±6.0	LSB	2-MΩ resistive load 10-bit conversion	used and a buffer is connected externally, it must be larger than RO resistor (for example	
		Differential nonlinearity error	DNI	_	±1.0	±2.0	LSB	2-MΩ resistive load	100 times or more).	
This is the buffer	1	Output resistance	R <sub>O</sub>	_	8.6	_	kΩ		(Refer to the next page.)	
characteristic when the low-		Setting time	t <sub>S</sub>	_	_	3	μs	20-pF capacitive load		
capacitance impedance	Buffered output	Load resistance	RL	5	_	_	kΩ			
buffer is enabled.		Load capacitance	CL	_	_	50	pF		0V~0.2V and AVCC1-	
Some products have no buffer.		Output voltage	Vo	0.2	_	AVCC1- 0.2	Y		0.2~AVCC are not guaranteed although the voltage is output	
		Differential nonlinearity error	DNL	_	±1.0	±2.0	LSB			
		Integral nonlinearity error	INL 💊	_	±2.0	±4.0	LSB			
		Setting time	t <sub>S</sub>		_	4	μs			
								ered output, DNL and INL ed rather than absolute		

# **D/A CONVERSION CHARACTERISTICS**

#### 60.7 D/A Conversion Characteristics

#### Table 60.52 D/A Conversion Characteristics


T<sub>a</sub> = T<sub>opr</sub>

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Resolution	-	12	12	12	Bit		
Unbuffered output	Absolute accuracy	-	_	_	±6.0	LSB	2-MΩ resistive load 10-bit conversion
	Differential nonlinearity error	DNL	_	±1.0	±2.0	LSB	2-MΩ resistive load
	Output resistance	R <sub>O</sub>	—	8.6	_ /	kΩ	
	Setting time	ts	_	_	3	μs	20-pF capacitive load
Buffered output	Load resistance	RL	5	_	_	kΩ	
	Load capacitance	CL	_	_	50	pF	
	Output voltage	Vo	0.2	_	AVCC1 - 0.2	V	
	Differential nonlinearity error	DNL	—	±1.0	±2.0	LSB	
	Integral nonlinearity error	INL	—	±2.0	±4.0	LSB	
	Setting time	ts	_	_	4	μs	

Output resistor (RO) in D/A converters. When external buffers are connected, a voltage-drop occurs due to the outputresistance inside D/A converter. The actual Vr are as follows. Vr = Output voltage\*R/ (R + RO)

Therefore, in order to bring Vr closer to the output voltage, The external resistance (R) must be greater than RO (e.g., 100 times or more).

RX





## **TEMPERATURE SENSOR CHARACTERISTICS**

The temperature can be calculated using this value. However, this value is only an average value, and there are individual differences.

If you wish to perform more accurate temperature measurement, we recommend that you perform two-point measurement for each chip and calculate the slope individually.

Average value of temperature sensor output potential when ambient temperature is 25°C. The temperature can be calculated using this value. However, this value is only an average value, and there are individual differences.

If you want to make more accurate temperature measurements, we recommend that you make actual measurements for each chip and use that value.




Table 60.53 Temperature Sensor Characteristics

Conditions: VCC = AVCC0 = AVCC1 = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS USB = 0 V,  $T_2 = T_{opr}$ 

ra ropi					
Item	Min.	Тур.	Max.	Unit	Test Conditions
Relative accuracy	—	±1	—	°C	
Temperature slope	—	4	—	mV/°C	
Putput voltage	—	1.21	—	V	T <sub>a</sub> = 25°C
Temperature sensor start time	—	—	30	μs	
Sampling time*1	4.15	_	_	μs	

average (typical).

and output potential.

Temperature Sensors chapter.

Set the S12AD1.ADSSTRT register such that the sampling time of the 12-bit A/D converter satisfies this specification. Note 1.

This is the stable waiting time of the output (reference voltage) of the temperature sensor.

After starting up the temperature sensor, wait for the temperature sensor startup time before starting the A/D conversion. The temperature sensor activation signal differs for each microcomputer. Check the temperature sensor chapter.


This temperature sensor can measure the temperature inside the chip.

Since there is a variation between individual values of this temperature sensor, the temperature slope and output potential of this temperature sensor characteristics are

If you want to measure the temperature with higher accuracy, perform trial measurements

of 1 and 2 points of temperature for each individual, and calculate the temperature slope

For the calculation method, please refer to the How to use the temperature sensor in the



## **FLASH MEMORY CHARACTERISTICS**

45.13 Flash Memory Characteristics

#### Table 45.56 Code Flash Memory Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Temperature range for program/erase: T = T

Tempera	Temperature range for program/erase: $T_a = T_{opr}$										
ltem		Symbol -	FC	CLK = 4 M	Hz	20 MHz ≤ FCLK ≤ 60 MHz			Unit	Test Conditions	
item		Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Test Conditions	
Program time	256 bytes	t <sub>P256</sub>	—	0.9	13.2	—	0.4	6	ms		
(N <sub>PEC</sub> ≤ 100 cycles)	8 Kbytes	t <sub>P8K</sub>	—	29	176	—	13	80			
	32 Kbytes	t <sub>P32K</sub>	—	116	704	—	52	320			
Program time	256 bytes	t <sub>P256</sub>	—	1.1	15.8	—	0.5	7.2			
(N <sub>PEC</sub> > 100 cycles)	8 Kbytes	t <sub>P8K</sub>	—	35	212	—	16	96			
	32 Kbytes	t <sub>P32K</sub>	—	140	848	—	64	384			
Erase time	8 Kbytes	t <sub>E8K</sub>	—	71	216	—	39	120			
(N <sub>PEC</sub> ≤ 100 cycles)	32 Kbytes	t <sub>E32K</sub>	—	254	864	—	141	480			
Erase time	8 Kbytes	t <sub>E8K</sub>	—	85	260	—	47	144			
(N <sub>PEC</sub> > 100 cycles)	32 Kbytes	t <sub>E32K</sub>	_	304	1040	—	169	576			
Program/erase cycles*1		N <sub>PEC</sub>	1000*2	—	—	1000*2	—	—	Cycles		
Program suspend later	псу	t <sub>SPD</sub>	—	—	264	—	—	120	μs		
Primary erase suspend latency in suspend priority mode		t <sub>SESD1</sub>	—	_	216	—	_	120		$\overline{}$	
Secondary erase suspend latency in suspend priority mode		t <sub>SESD2</sub>	-	_	1.7	—		1.7	ms		
Erase suspend latency in erase priority mode		t <sub>SEED</sub>	_	—	1.7	—		1.7			
Forced stop command		t <sub>FD</sub>	—	_	32	—	_	20	μs		
Data retention*3, *4		t <sub>DRP</sub>	20	_	—	20	_	_	Year	T <sub>a</sub> ≤85°C	
			10	_	—	10	_	_		T <sub>a</sub> ≤ 105°C	

Required conditions to guarantee the following specifications.

The range of typ/max values depends on individual differences in the product, temperature, number of writes, etc.

The target area of the program/erase count is for each area of the program unit. For example, if the program unit is 4B for a 32 KB area, it is possible to achieve more writes than described as a whole by staggering the areas instead of writing to the same area continuously.

Note 1. Definition of program/erase cycle:

The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 256-byte program is performed 32 times for different addresses in 8-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).

- Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.
- Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.
- Note 4. These values are based on the results of reliability testing.



#### RENESAS

### **DATA FLASH CHARACTERISTICS**

#### Table 45.57 Data Flash Memory Characteristics

Conditions: VCC = 2.7 to 5.5 V, VCC\_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = VSS\_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Temperature range for program/erase: T<sub>a</sub> = T<sub>opr</sub>

FCLK = 4 MHz  $20 \text{ MHz} \le \text{FCLK} \le 60 \text{ MHz}$ Test Conditions Item Symbol Unit Min. Typ. Max. Min. Typ. Max. 0.36 Program time 4 bytes 3.8 1.7 t<sub>DP4</sub> \_ \_ ms 3.1 10 Erase time 64 bytes 18 1.7 \_\_\_ \_ t<sub>DE64</sub> Blank check time 4 bytes \_ 84 30 \_ \_ \_ μs t<sub>DBC4</sub> 64 bytes 280 100 t<sub>DBC64</sub> \_ \_ \_ 2 Kbytes 6160 2200 t<sub>DBC2K</sub> \_\_\_\_ \_ \_ \_ Program/erase cycles\*1 100000 100000 Cycles NDPEC \_ \_ \*2 \*2 120 Program suspend latency 264 t<sub>DSPD</sub> \_\_\_ \_ \_ Primary erase suspend latency in \_ 216 \_ \_ 120 \_ suspend priority mode Secondary erase suspend latency in 300 300 \_ \_ t<sub>DSESD2</sub> \_ \_ suspend priority mode 300 300 Erase suspend latency in erase \_ \_ t<sub>DSEED</sub> \_ \_ priority mode 32 20 Forced stop command t<sub>FD</sub> \_ \_ \_ \_ T<sub>a</sub> ≤ 85°C Data retention\*3, \*4 20 20 ear **t**DDRP \_ \_ \_ \_ T<sub>a</sub> ≤ 105°C 10 10

Required conditions to guarantee the following specifications.

The range of typ/max values depends on individual differences in the product, temperature, number of writes, etc.

The target area of the program/erase count is for each area of the program unit. For example, if the program unit is 4B for a 32 KB area, it is possible to achieve more writes than described as a whole by staggering the areas instead of writing to the same area continuously.

#### Note 1. Definition of program/erase cycle:

- The program/erase cycle is the number of erasing for each block. When the number of program/erase cycles is n, each block can be erased n times. For instance, when 4-byte program is performed 512 times for different addresses in 2-Kbyte block and then the block is erased, the program/erase cycle is counted as one. However, the same address cannot be programmed more than once before the next erase cycle (overwriting is prohibited).
- Note 2. Characteristics are degraded as the number of program/erase increases. This is the minimum value of program/erase cycles to guarantee all characteristics listed in this table.
- Note 3. This shows the characteristic when the flash memory writer or self-programming library from Renesas Electronics is in use, and the number of times programming and erasure proceed does not exceed the specified value.
- Note 4. These values are based on the results of reliability testing.



If the specified number of programs/erases is exceeded, the write/erase time will be longer and read errors will be more likely to occur.



# **REVISION HISTORY**

Revision	Date	Page	Contents					
1.00	2022/11	-	1 <sup>st</sup> version issued.					
2.00	2.00 2024/07 P.		Updated the description regarding hysteresis width.					
2.00 2024/07 P.12 ~ 48		P.12 ~ 48	Add the contents for "AC characteristics and others".					





