

ISL9007

High Current LDO with Low I_Q and High PSRR

FN9218
Rev 3.1
Jul 29, 2021

ISL9007 is a high performance LDO that delivers a continuous 400mA of load current. It has a low standby current and high PSRR and is stable with output capacitance of 1 μ F to 10 μ F with an ESR of up to 200m Ω .

The ISL9007 has a very high PSRR of 75dB and output noise less than 30 μ V_{RMS}. When coupled with a no load quiescent current of 50 μ A (typical), and 1 μ A (max) shutdown current, the ISL9007 is an ideal choice for portable wireless equipment.

The ISL9007 comes in fixed voltage options of 3.3V, 2.85V, 2.8V, and 2.5V with \pm 1.8% output voltage accuracy over-temperature, line and load. Other output voltage options may be available upon request.

Features

- High performance LDO with 400mA continuous output
- Excellent transient response to large current steps
- Excellent load regulation: <0.1% voltage change across full range of load current
- Very high PSRR: 75dB @ 1kHz
- Wide input voltage capability: 2.3V to 6.5V
- Very low quiescent current: 50 μ A
- Low dropout voltage: typically 200mV @ 400mA
- Low output noise: typically 30 μ V_{RMS} @ 100 μ A (2.5V)
- Stable with 1 μ F to 10 μ F ceramic capacitors
- Shutdown pin turns off LDO for 1 μ A (max) standby current
- Soft-start to limit input current surge during enable
- Current limit and overheat protection
- \pm 1.8% accuracy over all operating conditions
- 8 Ld MSOP package
- -40 $^{\circ}$ C to +85 $^{\circ}$ C operating temperature range
- Pb-free (RoHS compliant)

Applications

- PDAs, Cell Phones and Smart Phones
- Portable Instruments, MP3 Players
- Handheld Devices, including Medical Handhelds




FIGURE 1. TYPICAL APPLICATION





FIGURE 2. BLOCK DIAGRAM

Pin Configuration



Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION
1	VO	LDO Output: Connect capacitor of value 1 μ F to 10 μ F to GND (1 μ F recommended)
2, 3, 4	NC	No Connection
5	GND	GND is the connection to system ground. Connect to PCB Ground plane.
6	SD	LDO Shutdown. When this signal goes high, the LDO is turned off.
7, 8	VIN	Supply Voltage/LDO Input: Connect a 1 μ F capacitor to GND.

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	VO VOLTAGE (V) (Note 4)	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP RANGE
ISL9007IUNZ	007NZ	3.3	8 Ld MSOP	M8.118	Tube	-40 to +85 °C
ISL9007IUNZ-T					Reel, 2.5k	
ISL9007IUKZ	007KZ	2.85	8 Ld MSOP		Tube	
ISL9007IUKZ-T					Reel, 2.5k	
ISL9007IUJZ	007JZ	2.8	8 Ld MSOP		Tube	
ISL9007IUJZ-T					Reel, 2.5k	
ISL9007IUFZ	007FZ	2.5	8 Ld MSOP		Tube	
ISL9007IUFZ -T					Reel, 2.5k	

NOTES:

- See [TB347](#) for details about reel specifications.
- These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), see the [ISL9007](#) device page. For more information about MSL, see [TB363](#).
- For other output voltages, contact Renesas Marketing.

Absolute Maximum Ratings

Supply Voltage (V_{IN})	+7.1V
VO Pin	+3.6V
All Other Pins	-0.3 to ($V_{IN} + 0.3$)V

Thermal Information

Thermal Resistance (Typical)	θ_{JA} ($^{\circ}\text{C}/\text{W}$)	θ_{JC} ($^{\circ}\text{C}/\text{W}$)
8 Ld MSOP Package (Notes 5, 6)	157	75
Junction Temperature	-40 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	
Storage Temperature Range	-65 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$	
Pb-Free Reflow Profile	see TB493	

Recommended Operating Conditions

Ambient Temperature Range (T_A)	-40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$
Supply Voltage (V_{IN})	2.3V to 6.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board in free air. See [TB379](#) for details.
- For θ_{JC} , the case temperature location is taken at the package top center.

Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows: $T_A = -40^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$; $V_{IN} = (V_O + 0.5\text{V})$ to 6.5V with a minimum V_{IN} of 2.3V; $C_{IN} = 1\mu\text{F}$; $C_O = 1\mu\text{F}$. **Boldface limits apply over the operating temperature range, -40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
DC CHARACTERISTICS						
Supply Voltage	V_{IN}		2.3		6.5	V
Ground Current	I_{DD}	Quiescent condition: $I_O = 0\mu\text{A}$		50	70	μA
Shutdown Current	I_{DDS}	@ +25 $^{\circ}\text{C}$		0.1	1.0	μA
UVLO Threshold	V_{UV+}		1.9	2.1	2.3	V
	V_{UV-}		1.6	1.8	2.0	V
Regulation Voltage Accuracy		Initial accuracy at $V_{IN} = V_O + 0.5\text{V}$, $I_O = 10\text{mA}$, $T_J = +25^{\circ}\text{C}$	-0.7		+0.7	%
		$V_{IN} = V_O + 0.5\text{V}$ to 5.5V, $I_O = 10\mu\text{A}$ to 400mA, $T_J = +25^{\circ}\text{C}$	-0.8		+0.8	%
		$V_{IN} = V_O + 0.5\text{V}$ to 5.5V, $I_O = 10\mu\text{A}$ to 400mA, $T_J = -40^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	-1.8		+1.8	%
Maximum Output Current	I_{MAX}	Continuous	400			mA
Internal Current Limit	I_{LIM}		470	540	750	mA
Drop-out Voltage (Note 9)	V_{D01}	$I_O = 400\text{mA}$; $2.5\text{V} \leq V_O \leq 2.8\text{V}$		250	400	mV
	V_{D02}	$I_O = 400\text{mA}$; $2.8\text{V} < V_O$		200	325	mV
Thermal Shutdown Temperature	T_{SD+}			145		$^{\circ}\text{C}$
	T_{SD-}			110		$^{\circ}\text{C}$
AC CHARACTERISTICS						
Ripple Rejection (Note 8)		$I_O = 10\text{mA}$, $V_{IN} = 2.8\text{V}$ (min), $V_O = 1.8\text{V}$				
		@ 1kHz		75		dB
		@ 10kHz		60		dB
		@ 100kHz		40		dB
Output Noise Voltage (Note 8)		$I_O = 100\mu\text{A}$, $V_O = 1.5\text{V}$, $T_A = +25^{\circ}\text{C}$ BW = 10Hz to 100kHz		40		μV_{RMS}
DEVICE START-UP CHARACTERISTICS						
Device Enable Time	t_{EN}	Time from assertion of the ENx pin to when the output voltage reaches 95% of the V_O (nom)		250	500	μs
LDO Soft-start Ramp Rate	t_{SSR}	Slope of linear portion of LDO output voltage ramp during start-up		30	60	$\mu\text{s}/\text{V}$

Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$; $V_{IN} = (V_O + 0.5\text{V})$ to 6.5V with a minimum V_{IN} of 2.3V ; $C_{IN} = 1\mu\text{F}$; $C_O = 1\mu\text{F}$. (Continued) **Boldface limits apply over the operating temperature range, -40°C to $+85^\circ\text{C}$.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
SD PIN CHARACTERISTICS						
Input Low Voltage	V_{IL}		-0.3		0.4	V
Input High Voltage	V_{IH}		1.4		$V_{IN} + 0.3$	V
Input Leakage Current	I_{IL}, I_{IH}				0.1	μA
Pin Capacitance	C_{PIN}	Informative		5		pF

NOTES:

- Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ\text{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- Limits established by characterization and are not production tested.
- $V_{O-x} = 0.98 * V_{O-x(NOM)}$.

Typical Performance Curves




FIGURE 3. OUTPUT VOLTAGE vs INPUT VOLTAGE (3.3V OUTPUT)




FIGURE 4. OUTPUT VOLTAGE vs LOAD CURRENT




FIGURE 5. OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 6. OUTPUT VOLTAGE vs INPUT VOLTAGE (3.3V OUTPUT)

Typical Performance Curves




FIGURE 7. OUTPUT VOLTAGE vs INPUT VOLTAGE (2.8V OUTPUT)




FIGURE 8. DROPOUT VOLTAGE vs LOAD CURRENT




FIGURE 9. DROPOUT VOLTAGE vs LOAD CURRENT




FIGURE 10. GROUND CURRENT vs INPUT VOLTAGE




FIGURE 11. GROUND CURRENT vs LOAD




FIGURE 12. GROUND CURRENT vs TEMPERATURE

Typical Performance Curves




FIGURE 13. TURN ON/TURN OFF RESPONSE




FIGURE 14. LINE TRANSIENT RESPONSE, 3.3V OUTPUT




FIGURE 15. LINE TRANSIENT RESPONSE, 2.8V OUTPUT




FIGURE 16. LOAD TRANSIENT RESPONSE




FIGURE 17. PSRR vs FREQUENCY




FIGURE 18. SPECTRAL NOISE DENSITY vs FREQUENCY

Functional Description

The ISL9007 contains all circuitry required to implement a high performance LDO. High performance is achieved through a circuit that delivers fast transient response to varying load conditions. In a quiescent condition, the ISL9007 adjusts its biasing to achieve the lowest standby current consumption.

The device also integrates current limit protection, smart thermal shutdown protection, and soft-start. Smart thermal shutdown protects the device against overheating. Soft-start minimize start-up input current surges without causing excessive device turn-on time.

Power Control

The ISL9007 has a shutdown pin (SD) to control power to the LDO output. When SD is high, the device is in shutdown mode. In this condition, all on-chip circuits are off, and the device draws minimum current, typically less than 0.1 μ A. When the SD pin goes low, the device first polls the output of the UVLO detector to ensure that the VIN voltage is at least 2.1V (typical). Once verified, the device initiates a start-up sequence. During the start-up sequence, trim settings are first read and latched. Then, sequentially, the bandgap, reference voltage and current generation circuitry turn-on. Once the references are stable, the LDO powers up.

During operation, whenever the VIN voltage drops below about 1.84V, the ISL9007 immediately disables both LDO outputs. When VIN rises back above 2.1V (assuming the SD pin is low), the device re-initiates its start-up sequence and LDO operation will resume automatically.

Reference Generation

The reference generation circuitry includes a trimmed bandgap, a trimmed voltage reference divider, a trimmed current reference generator, and an RC noise filter.

The bandgap generates a zero temperature coefficient (TC) voltage for the regulator reference and other voltage references required for current generation and over-temperature detection.

A current generator provides references required for adaptive biasing as well as references for LDO output current limit and thermal shutdown determination.

LDO Regulation and Programmable Output Divider

The LDO Regulator is implemented with a high-gain operational amplifier driving a PMOS pass transistor. The design of the ISL9000 provides a regulator that has low quiescent current, fast transient response, and overall stability across all operating and load current conditions. LDO stability is guaranteed for a 1 μ F to 10 μ F output capacitor that has a tolerance better than 20% and ESR less than 200m Ω . The design is performance-optimized for a 1 μ F capacitor. Unless limited by the application, use of an output capacitor value above 4.7 μ F is not recommended as LDO performance improvement is minimal.

Soft-start circuitry integrated into each LDO limits the initial ramp-up rate to about 30 μ s/V to minimize current surge. The ISL9007 provides short-circuit protection by limiting the output current to about 500mA.

The LDO uses an independently trimmed 1V reference as its input. An internal resistor divider drops the LDO output voltage down to 1V. This is compared to the 1V reference for regulation. The resistor division ratio is programmed in the factory to one of the following output voltages: 3.3, 2.85V, 2.8V, and 2.5V.

Overheat Detection

The bandgap outputs a proportional-to-temperature current that is indicative of the temperature of the silicon. This current is compared with references to determine if the device is in danger of damage due to overheating. When the die temperature reaches about +145 °C, the LDO momentarily shuts down until the die cools sufficiently. In the overheat condition, if the LDO sources more than 50mA it will be shut off. Once the die temperature falls back below about +110 °C, the disabled LDO is re-enabled and soft-start automatically takes place.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
Jul 29, 2021	3.1	Updated external links throughout. Updated Ordering Information table by removing retired part, and formatting to our new standard. Removed About Intersil section. Updated POD M8.118 to the latest revision, changes are as follows: Corrected lead width dimension in side view 1 from "0.25 - 0.036" to "0.25 - 0.36". Corrected typo in the side view 1 by updating package thickness tolerance from ± 0.10 to ± 0.10 .
Feb 11, 2014	3.0	Converted to New Intersil Template and applied Standards as follows: Moved Typical Application and Block Diagram graphics from page 6 to page 1 Moved Pin Configuration from page 1 to page 2 and moved pin description from page 6 to page 1 Updated ordering information as follows: added new part ISL9007IUCZ and Eval board added Note references and updated note for Tape and Reel Specifications. updated lead finish in order to match Intrepid. added MSL note. Updated Thermal Information as follows: added Tjc changed note which reference package from High effective "direct attach" to High effective no direct attach. changed Tjc note from underside to top (note there was no Tjc note in prior version). Updated Electrical Specifications as follows: added Boldface limits note to conditions. Bolded MIN and MAX values in columns. Added Note reference in MIN and MAX columns for over-temp note. Replaced Note which read "Parts are 100% tested..." with "Parameters with MIN and MAX limits..." Updated POD M8.118 by adding land pattern and moving dimensions from table onto drawing. Added Rev History and Products Information.
Oct 30, 2008	2.0	Corrected the units in Figure 15 on page 5 to be kHz.
Mar 27, 2008	1.0	Added VO pin at 3.6V to Abs Max section. Added last sentence to paragraph above pinout "Other output voltage options may be available upon request". Applied Intersil Standards as follows: Updated pb-free bullet in features indication pb-free only parts, Updated notes in ordering information (tape and reel reference note and pb-free note to match lead finish), Added pb-free reflow link to Thermal Information, Replaced caution statement with legal's suggested verbiage Added Note to electrical specs indicating parts tested 100% at 25 degrees for Min and Max.
Oct 13, 2005	0.0	Initial Release.






Package Outline Drawing

For the most recent package outline drawing, see [M8.118](#).

M8.118

8 Lead Mini Small Outline Plastic Package

Rev 5, 5/2021



NOTES:

1. Dimensions are in millimeters.
2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
3. Plastic or metal protrusions of 0.15mm max per side are not included.
4. Plastic interlead protrusions of 0.15mm max per side are not included.
5. Dimensions are measured at Datum Plane "H".
6. Dimensions in () are for reference only.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.