





# THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED.



# CONTENTS

RZ/V SERIES	04
RZ/G SERIES	08
RZ/A SERIES	18
RZ/T SERIES	24
RZ/N SERIES	35
PACKAGE LINEUP	43

The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected "smart society" is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the RZ family of embedded processors. The lineup of these "next-generation processors that are as easy to use as conventional microcontrollers" to meet different customer requirements.

## The Zenith of the Renesas micro

As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and brings new value to customer applications.

# **RZ/V Series**



64-bit Cortex®-A CPU, Up to 1.2GHz Low-power Embedded Al for Vision-Al Application

# **RZ/G Series**



32/64-bit Cortex®-A CPU, Up to 1.5Hz 64-bit RISC-V CPU, Up to 1.0GHz for HMI and IoT Application

# **RZ/A Series**



32/64-bit Cortex®-A CPU, Up to 1GHz

- DDR3L/4 (RZ/A3UL)
- Up to 10MB Embedded RAM for HMI Application

# **RZ/T Series**



32-bit Cortex®-R CPU, Up to 800MHz Real-time Control Multi-protocol Encoder I/F for AC servo, Actuator, Inverter

# **RZ/N Series**




32-bit Cortex®-A/M/R CPU, Up to 500MHz Multi-protocol Industrial Network for PLC, Remote IO, Gateway



# **RZ/V Series**

# **RZ/V Series Roadmap**



# **RZ/V Series Features**

- Al Accelerator "DRP-Al" achieves high-speed Al inference and low power consumption
- 4K (2160p30) video codec and high-performance image signal processor (ISP) (RZ/V2M)
- Provides Vision Processing Accelerator (OpenCV) and Image Signal Processor (Simple ISP) function as DRP library
- Equipped with a 3D Graphics Engine for fast image rendering (RZ/V2L)
- Adopts Civil Infrastructure Platform (CIP) Linux kernel that can be supported for more than 10 years
- \* DRP: Dynamically Reconfigurable Processor



# **RZ/V Series Application**











IP Camera

Surveillance camera


Retail

Logistics

Image inspection

# **Features of DRP-AI**

DRP-Al consists of Al-MAC (multiply-accumulate processor) and DRP (reconfigurable processor). All processing can be executed at high speed by assigning Al-MAC for operations on the convolution layer and fully connected layer, and DRP for other complex processing such as preprocessing and pooling layer.




For more detailed technical information on DRP-AI, please refer to the following white paper.


White Paper: Embedded Al-Accelerator DRP-Al


While most AI accelerators specialize only in AI inference and rely on the CPU for pre- and post-processing, DRP-AI integrates pre- and post-processing and AI inference into a single DRP-AI hardware to achieve superior AI processing performance.

	Other Al Accelerator	DRP-AI
Pre-processing	CPU	DRP-AI
Inference	Al Accelerator	DRP-AI
Post-processing	CPU	DRP-AI



# **Use Case**







# **RZ/V2M Group**

#### CPU

■ 2× Cortex-A53 (up to 1.0GHz)

Vision and AI

- Al Accelerator; DRP-Al at 1.0 TOPS/W class
- Image Signal Processor (ISP) of multi-stream available
- Camera Interface; 2× MIPI CSI-2
- Face and Human Detection Engine

Video and Graphics

- H.265/H.264 Multi Codec
- JPEG Codec Engine
- 2D Graphics Engine

Display Interface

- MIPI-DSI (4-lane)
- HDMI 1.4a

Audio Interface

■ Serial Sound Interface × 1ch

Communication Interface

- SD Host × 2ch
- PCI-Express 2.0 (2-lane) × 1ch
- Gigabit Ethernet × 1ch
- USB3.1 Gen1 Host/Function × 1ch
- $I^2C$  Bus × 4ch
- SCI × 6ch
- UART × 2ch

Memory Interface

- NAND Flash Interface ONFI1.0 × 1ch
- eMMC 4.5.1 × 1ch
- 32-bit LPDDR4-3200 × 1ch

Security

■ Hardware Security Engine

# **RZ/V2L Group**

#### CPU

- 2× Cortex-A55 or 1× Cortex-A55 (up to 1.2GHz)
- 1× Cortex-M33 (up to 200MHz)

Vision and AI

- Al Accelerator; DRP-Al
  - \* Image Signal Processor (Simple ISP) Function is provided as DRP Library
- Camera Interface; 1× MIPI CSI-2 / 1× Digital Parallel

Video and Graphics

- H.264 Codec
- 3D Graphics Engine

Display Interface

- MIPI-DSI (4-lane)
- Digital Parallel

Audio Interface

■ Serial Sound Interface × 4ch

Communication Interface

- Gigabit Ethernet × 2ch
- USB2.0 Host × 1ch
- USB2.0 Host/Function × 1ch
- I<sup>2</sup>C Bus × 4ch
- SCI × 2ch
- UART × 5ch

Memory Interface

- SPI Multi I/O (8bit DDR) × 1ch
- $\blacksquare$  SDHI (UHS-I) / eMMC imes 1ch
- 16-bit DDR3L-1333/DDR4-1600  $\times$  1ch

Security

■ Hardware Security Engine (Option)

#### RZ/V2M block diagram

System	CI	PU	Peripheral I/F
Arm Debugger (CoreSight™)	Arm® Cortex®-A53: 1GHz	Arm® Cortex®-A53: 1GHz	SDI (2ch)
DMAC (16ch)	L1 I\$: 32KB L1 D\$: 32KB	L1 I\$: 32KB L1 D\$: 32KB	USB3.1 (1ch)
Power control	NEON FPU	NEON FPU	(Host/Peripheral)
_	L2\$: 5	512KB	PCIe Gen2 (2Lane)
Timers			Gbit Ethernet MAC (1ch)
Timer (32ch)	-	ories	I2C (4ch)
PWM (16ch)	RAMA 200KB	RAMB 1MB	CSI (6ch)
WDT (2ch)	Sensing and Analyzing		UART (2ch)
Image Sensor I/F	Al-accelera	Al-accelerator (DRP-AI)	
MIPI CSI-2 v1.2	General Processing Accelerator	Multi-target detection (Face, Person's body)	Motor Controller
(4Lanes, 2ch)	Accelerator	(race, reison's body)	Environment Sensor I/F
Display I/F	Video and	l Graphics	
HDMI v1.4a TX (1ch)	Camera ISP	2D Graphics engine	External Memory I/F
	H.264/265 Multi Codec	JPEG Codec	LPDDR4 (32-bit)
Audio I/F		020.000	eMMC (1ch)
I2S (1ch)	Security		
	Trusted Secure IP		Analog
			ADC (20ch, 12bit)
			Temperature sensor (2ch)

# RZ/V2L block diagram

nz/vzt block ulayla	III			
System	CF	บ•		Peripheral I/F
Arm Debugger (CoreSight™)	Arm® Cortex®-A55: 1.2GHz Arm	® Cortex®-A55: 1.2GHz	Arm®	SDHI (UHS-I, 1ch)
DMAC (16ch)	L1 I\$: 32KB L1 D\$: 32KB L1 I		Cortex® -M33	USB2.0 (Host, 1ch)
Power control	NEON FPU N	IEON FPU	200MHz	USB2.0 (Host/Peripheral, 1ch)
Timers	L3\$: 256KB w			Gbit Ethernet MAC (2ch)
32-bit Timer (1ch)	Mem	ories		12C (4ch)
16-bit Timer (8ch)	RAM 128	KB w/ECC		SCI 8/9-bit (2ch)
PWM (8ch)				SCIF(UART) (5ch)
WDT (3ch)	Sensing and Analyzing		RSPI (3ch)	
WDT (SCII)	Al-accelerate	tor (DRP-AI)		CAN-FD (2ch)
Image Sensor I/F	Video and Graphics		GPI0	
MIPI CSI-2 (4Lanes, 1ch)	Image Scaling Unit (5M pixel)	3D GPU (Mali™-	G31)	E
Parallel (HD-30fps, 1ch)	H.264 Enc/Dec (1920	H.264 Enc/Dec (1920 × 1080pixel, 30fps)		External Memory I/F DDR3L/DDR4-1600 (16-bit)
Display I/F	Security	(option)		SPI Multi I/O (8-bit DDR, 1ch)
MIPI DSI-2 (4Lanes, 1ch)	Secure Boot	Device Unique	ID	SDHI (UHS-I) / eMMC (1ch)
Parallel (WXGA-60fps, 1ch)	Crypto Engine	JTAG Disable	9	
Audio I/F	TRNG	OTP 4K-bit		Analog
SSI (I2S, 4ch)				12-bit ADC (8ch)
SRC (1ch)				Thermal Sensor (1ch)
and (TCH)				

# **RZ/V2MA Group**

#### CPU

■ 2× Cortex-A53 (up to 1.0GHz)

Vision and AI

- Al Accelerator; DRP-Al at 1.0 TOPS/W class
- OpenCV Accelerator (DRP)

Video and Graphics

■ H.265/H.264 Multi Codec

Communication Interface

- SD Host × 2ch
- PCI-Express 2.0 (2-lane) × 1ch
- Gigabit Ethernet × 1ch
- USB3.1 Gen1 Host/Function × 1ch
- I<sup>2</sup>C Bus × 4ch
- SCI × 6ch
- UART × 2ch

Memory Interface

- eMMC 4.5.1 × 1ch
- 32-bit LPDDR4-3200 × 1ch

#### RZ/V2MA block diagram

System	C	PU	Peripheral I/F
Arm Debugger (CoreSight™)	Arm® Cortex®-A53: 1GHz	Arm® Cortex®-A53: 1GHz	SDI (2ch)
DMAC (16ch)	L1 I\$: 32KB L1 D\$: 32KB NEON FPU	L1 I\$: 32KB L1 D\$: 32KB NEON FPU	USB3.1 (1ch) (Host/Peripheral)
Timers	L2\$: !	512KB	PCle Gen2 (2Lane)
Timer (32ch)			Gbit Ethernet MAC (1ch)
PWM (16ch)	Memories		IIC (4ch)
WDT (2ch)	RAMA 200KB	RAMB 1MB	CSI (6ch)
Analog	Sensing and Analyzing		UART (2ch)
Temperature sensor (2ch)	Al-accelerator (DRP-AI)	Vision Accelerator (DRP)	GPI0
	Video codec		External Memory I/F
	H.264/265 Multi Codec		LPDDR4 (32-bit)
			eMMC (1ch)


# **Development Environment for Al**

Renesas offers two development environments: DRP-AI Translator, designed to extract the full performance potential of DRP-AI, and DRP-AI TVM,\*\* which extends the coverage of the AI model to both DRP-AI and the CPU.

- DRP-Al Translator
  - A translator that converts trained AI models in ONNX\* format into object code for DRP-AI.
- DRP-AI TVM\*\*

This AI development environment brings the power of the Apache TVM open-source deep learning compiler to DRP-AI Translator and supports AI models utilizing Arm processors as well as DRP-AI.


- \* ONNX: Open Neural Network Exchange
- \*\* DRP-AI TVM is powered by EdgeCortix MERA<sup>TM</sup> Compiler Framework





# **RZ/G Series**

# **RZ/G Series Roadmap**



# **RZ/G2 Highlights**

- High Performance
  - 64-bit Arm Cortex-A cores, plus powerful 3D graphics engine and video engine capable of supporting up to 4K UHD, to offer the highest performance
- Wide Coverage
  - Entry-level RZ/G2L Group 3 products equipped with Cortex-A55 with improved processing performance have been newly added to the RZ/G2 lineup
- High Reliability
  - Built-in Error Correction Code (ECC) for internal and external memory, which is essential for high-reliability mission critical systems
- Super Long Term Support (SLTS)
  - Applying Civil Infrastructure Platform (CIP) Linux, the Linux kernel will be provided with over 10 years of maintenance
- Verified Linux Package
  - Renesas verifies and provides a Linux package that combines CIP and Linux basic software. Minimize your Linux maintenance resources

# **RZ/G2 Specification 1**

Items	RZ/G2H	RZ/G2M	RZ/G2N	RZ/G2E
CPU (Arm® Cortex®-A)	4× Cortex®-A57@1.5GHz 4× Cortex®-A53@1.2GHz L1,L2 Parity/ECC	2× Cortex®-A57@1.5GHz 4× Cortex®-A53@1.2GHz L1,L2 Parity/ECC	2× Cortex®-A57@1.5GHz L1,L2 Parity/ECC	2× Cortex®-A53@1.2GHz L1,L2 Parity/ECC
CPU (Arm® Cortex®-R)	1× Cortex®-R7@800MHz L1,TCM w/ECC	1× Cortex®-R7@800MHz L1,TCM w/ECC	1× Cortex®-R7@800MHz L1,TCM w/ECC	1× Cortex®-R7@800MHz L1,TCM w/ECC
DRAM I/F	32-bit ×2ch LPDDR4(3200) w/ECC	32-bit ×2ch LPDDR4(3200) w/ECC	32-bit ×1ch LPDDR4(3200) w/ECC	32-bit ×1ch DDR3L(1856) w/ECC
Video in	2×MIPI-CSI2, 2×Digital (RGB/YCbCr) up to 8 input image can be captured	2×MIPI-CSI2, 2×Digital (RGB/YCbCr) up to 8 input image can be captured	2×MIPI-CSI2, 2×Digital (RGB/YCbCr) up to 8 input image can be captured	1×MIPI-CSI2, 1×Digital(RGB/YCbCr) up to 2 input image can be captured
Video Codec	Support up to 4k resolutions Decoding: H.265, Encoding and Decoding: H.264	Support up to 4k resolutions Decoding: H.265, Encoding and Decoding: H.264	Support up to 4k resolutions Decoding: H.265, Encoding and Decoding: H.264	Support up to FHD resolutions Decoding: H.265, Encoding and Decoding: H.264
3D GFX	PowerVR GX6650@600MHz	PowerVR GX6250@600MHz	PowerVR GE7800@600MHz	PowerVR GE8300@600MHz
Display out	1×HDMI, 1×LVDS, 1×Digital RGB	1×HDMI, 1×LVDS, 1×Digital RGB	1×HDMI, 1×LVDS, 1×Digital RGB	2×LVDS or 1×LVDS, 1×Digital RGB
USB	USB2.0×2ch (1H, 1H/F/OTG) USB3.0/2.0×1ch (DRD)	USB2.0×2ch (1H, 1H/F/OTG) USB3.0/2.0×1ch (DRD)	USB2.0×2ch (1H, 1H/F/OTG) USB3.0/2.0×1ch (DRD)	USB2.0×1ch (H/F) USB3.0/2.0×1ch (DRD)
Gbit Ether	1ch	1ch	1ch	1ch
CAN	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)
PCle	2ch (Rev2.0 1Lane) one of the 2ch is shared with SATA	2ch (Rev2.0 1Lane)	2ch (Rev2.0 1Lane) one of the 2ch is shared with SATA	1ch (Rev2.0 1Lane)
SATA	1ch (Pin Shared)	No	1ch (Pin Shared)	No
Package	1022pin FCBGA, 29mm×29mm 0.8mm ball pitch	1022pin FCBGA, 29mm×29mm 0.8mm ball pitch	1022pin FCBGA, 29mm×29mm 0.8mm ball pitch	552pin FCBGA, 21mm×21mm 0.8mm ball pitch

# **RZ/G2 Specification 2**

Items	RZ/G2L	RZ/G2LC	RZ/G2UL (Type2) Pin compatible with RZ/G2LC	RZ/G2UL (Type1) Full function
CPU (Arm® Cortex®-A)	1× or 2× Cortex®-A55@1.2GHz L1,L3 Parity/ECC	1× or 2× Cortex®-A55@1.2GHz L1,L3 Parity/ECC	1× Cortex®-A55@1.0GHz L1,L3 Parity/ECC	1× Cortex®-A55@1.0GHz L1,L3 Parity/ECC
CPU (Arm® Cortex®-M)	1× Cortex®-M33@200MHz	1× Cortex®-M33@200MHz	1× Cortex®-M33@200MHz	1× Cortex®-M33@200MHz
DRAM I/F	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC
Video in	1×MIPI CSI-2 or 1×Digital Parallel input	1×MIPI CSI-2	1×MIPI CSI-2	1×MIPI CSI-2
Video Codec	Support up to Full HD @30fps resolutions Encoding and Decoding: H.264	_	_	_
3D GFX	Arm Mali-G31 GPU @500MHz	Arm Mali-G31 GPU @500MHz	_	_
Display out	1×MIPI DSI or 1×Digital Parallel output	1×MIPI DSI	_	1×Digital Parallel output
USB	USB2.0×2ch (1Host, 1Host/Function/OTG)	USB2.0×2ch (1Host, 1Host/Function/OTG)	USB2.0×2ch (1Host, 1Host/Function/OTG)	USB2.0×2ch (1Host, 1Host/Function/OTG)
Gbit Ether	2ch	1ch	1ch	2ch
CAN	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)
12-bit ADC	8ch	_	_	2ch
Package	551pin LFBGA, 21mm×21mm 0.8mm ball pitch 456pin LFBGA, 15mm×15mm 0.5mm ball pitch	361pin LFBGA, 13mm×13mm 0.5mm ball pitch	361pin LFBGA, 13mm×13mm 0.5mm ball pitch	361pin LFBGA, 13mm×13mm 0.5mm ball pitch
Pin Compatible —				

# RZ/Five (RISC-V) Features and Specification

The RZ/Five is an entry-class general-purpose Linux MPU with a 64-bit RISC-V architecture.

- General-purpose MPU adopting an Open Instruction Set Architecture RISC-V
- Provide development environment to easy mutual migration between ARM and RISC-V
- General-purpose MPU specialized for IoT Edge

Items	RZ/Five	
CPU	64bit RISC-V CPU Core AndesCore™ AX45MP Single core 1.0 GHz	
DRAMI/F	16-bit × 1ch DDR4-1600/DDR3L-1333 w/ECC	
USB	USB2.0 × 2ch (1Host, 1Host/Function/OTG)	
Gbit Ether	2ch : 13mm × 13mm Package 1ch : 11mm × 11mm Package	
CAN	2ch (support CAN-FD)	
12-bit ADC	2ch	
Package	361pin, LFBGA, 13mm × 13mm, 0.5mm pitch 266pin, LFBGA, 11mm × 11mm, 0.5mm pitch	




# **Super Long Term Software Support**

Renesas RZ/G and RZ/V microprocessors are the only embedded MPUs that meet the long-term support demands for industrial and infrastructure equipment manufacturers through the 10+ year support offered by the Super Long Term Support (SLTS) kernel maintained by the Civil Infrastructure Platform (CIP). The CIP SLTS Linux kernel supports countermeasures against vulnerability to security attacks with a long-term maintenance period of 10 years or more. This reduces Linux maintenance costs and simplifies adoption of reliable industrial-grade Linux.

## **Verified Linux Package(VLP) Reduces Cost and Simplifies Design**

The "Verified Linux Package (VLP)" for the RZ/G and RZ/V series is a combination of the Civil Infrastructure Platform (CIP) Core Package and the basic software (Linux BSP, multimedia, graphics, security, etc.) for IoT devices. This packaged software is verified by Renesas and is available from the Renesas RZ Linux platform site. With VLPs, you can start developing applications quickly while minimizing Linux maintenance resources.



\*1: RZ/G Reference Board is used for Kernel development as a software development platform for CIP projects.

#### **GUI** Framework

- Ot application framework
- HTML5 application framework

#### Multimedia

- H.264 Codec
- H.265 Decoder
- 3D graphics

#### Secure Middle Ware

- Encrypted kernel boot
- Security communication
- Secure storage

#### CIP SLTS Kernel

- Civil Infrastructure Platform project
- 10+ years super long term support Reliability/Security/Real-time

# **Flexible Development Kits**

RZ/G2 development kits support the industry standard 96Boards specification and SMARC specification to enable evaluation and speed development with wide variety of mezzanine boards and existing carrier boards. Renesas provides circuit schematics, component BOMs, and board layout data to make it easy to spin your own custom hardware.

#### ■ RZ/G2H,G2M,G2N Development Kit (96Boards format compatible)



- Main Memory: 4 GB DDR4
- QSPI NOR FLASH 64 MByte
- I<sup>2</sup>C EEPROM 512 Byte
- External Storage: micro SD × 1
- Connectivity: USB 2.0 × 2ch, USB 3.0 × 1ch, GbE × 1
- HDMI out / LVDS out or MIPI DSI out
- Wi-Fi + BT

#### ■ RZ/G2E Development Kit (96Boards format compatible)



- Main Memory: 2 GB DDR3L
- QSPI NOR FLASH 64 MByte
- I<sup>2</sup>C EEPROM 512 Byte
- External Storage: micro SD × 1
- Connectivity: USB 2.0 × 2ch, USB 3.0 × 1ch, GbE × 1
- HDMI out / LVDS out or MIPI DSI out
- Wi-Fi + BT

#### ■ RZ SMARC v2.1 Module + Carrier Board



- RZ/G2L, RZ/G2LC, RZ/G2UL SMARC Module
  - Size: 82mm × 50mm
  - Processor: RZ/G2L, RZ/G2LC, RZ/G2UL (Type-1)
  - Main Memory: 2GB DDR4 (1GB × 2) \*G2UL: 1GB (1GB × 1)
  - QSPI NOR FLASH: 16MB
  - eMMC Memory: 64GB
  - External Storage: micro SD x 1
  - A/D Converter Interface × 2
  - JTAG connector




- RZ/Five SMARC Module
  - Size: 82mm  $\times$  50mm
  - Processor: RZ/Five
  - Main Memory: 1GB DDR4 (1GB × 1)
  - QSPI NOR FLASH: 16MB
  - eMMC Memory: 64GB
  - External Storage: micro SD  $\times$  1
  - A/D Converter Interface  $\times$  2
  - JTAG connector

- Carrier Board
  - Size: 160mm  $\times$  100mm
  - Gigabit Ethernet × 2
  - USB2.0  $\times$  2ch (OTG  $\times$  1ch, Host  $\times$  1ch)
  - MIPI CSI-2 Camera connector (can connect to Google Coral Camera)
  - Micro HDMI (output) connector
  - CAN-FD  $\times$  2

- External Storage: micro SD  $\times$  1
- Audio Line In × 1
- Audio Line Out × 1
- $PMOD \times 2$
- USB-Type C for Power Input



#### **HMI Solutions**



# **RZ/G2H (R8A774Ex)**

- Arm® Cortex®-A57, quad-core Max. operating frequency: 1.5GHz
- Arm® Cortex®-A53, quad-core Max. operating frequency: 1.2GHz

  Arm® Cortex®-R7, single-core
- Max. operating frequency: 800MHz

#### Cache memory (Cortex®-A57)

- L1 instruction cache: 48KB
- L1 data cache: 32KB
- L2 cache: 2MB

Cache memory (Cortex®-A53)

- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L2 cache: 512KB
- Cache memory (Cortex®-R7)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB

# External memory

- Ability to connect LPDDR4-SDRAM via DDR dedicated bus
- Data bus width: 32 bits × 2 channels External expansion
- Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 2 channels (one of PHY is shared with Serial ATA) 3D graphics
- PowerVR<sup>™</sup> GX6650

#### Video functions

- Video display interface × 3 channels (1 channel: HDMI(option), 1 channel: LVDS, 1 channel: RGB888)
- Video input interface × 4 channels (2 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

- Video codec module: VCP4 × 1 channel
- IP converter module
- Video image processing functions (color conversion, image enlargement/reduction, filtering)

#### Audio functions

- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1channel)
- SD host interface × 4 channels
- Multimedia card interface × 2 channels
- Serial ATA interface × 1 channel Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels ■  $I^2C$  bus interface × 7 channels
- Serial communication interface (SCIF)
- × 6 channels
- Quad serial peripheral interface (QSPI) × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.1Qav, and IEEE 1722)
- Controller area network (CAN)  $interface \times 2 \ channels$
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### ■ R7/G2H (R8A774Fx) block diagram

TALIGER (NOA//4E	X) DIOCK Glagiali	I	
System	C	PU	Connectivity
System controller	4 × Cortex®-A57 1.5GHz 4 × Cortex®	P-A53 1.2GHz   1 × Cortex®-R7 800MHz	2 × PCle2.0 (1Lane)
System RAM: 384KB		32KB L1 I\$ 32KB	SATA (Rev.3.2) (shared)
Thermal Sensor		32KB L1 D\$ 32KB	USB3.0/2.0 (DRD)
JTAG Debug		/VFPv4 VFPv3-D16	4 × USB2.0 (2H, 2H/F/OTG)
(CoreSight™)	L2 cache: 2MB with ECC L2 cache: 51	2KB with ECC 1-TCM 32KB, D-TCM 32KB with ECC	Ethernet AVB (1Gbps)
Timers	3D Gr	aphics	2 × CAN2.0B / 2 × CAN-FD
26 × 32-bit Timer		R GX6650	6 × UART, 5 × H-UART
15 × 32-bit Interval	2D/3D tile ba	ased 600MHz	4 × SPI 7 × I <sup>2</sup> C: 1 × DVFS ctrl
WDT	Video	Codec	7 × 1 6, 1 × DVI 3 CIII
7 × PWM out	Up to 4K	resolution	Memory I/F
Audio IPs	(2 channels)		32-bit × 2ch LPDDR4-3200 (ECC)
Audio router w/10 ASRC,	Vide	eo IP	access cache
mixer, 10 I <sup>2</sup> S (6ch TDM),	3 × Display out 1 × Digital out, 1 × LVDS	4 × Video Signal Processor	16-bit ExtBus/SRAM
90ch Audio DMA	1 × HDMI	2 × Fine Display Processor	1 × QSPI (4/8-bit selectable)
Secure IP	8 × Video in		or 1 × Hyperflash
Crypto engine	2 × MIPI-CSI2 (1 × 4L, 1 × 2L)		4 × SDIO (SDR104)
(AES, DES, Hash, RSA, TRNG)	2 × Digital		2 × eMMC (5.0, HS400)

FC-BGA: 29 × 29mm<sup>2</sup> 1022-pins, 0.8mm pitch

## **RZ/G2M (R8A774Ax)**

#### CPU core

- Arm® Cortex®-A57, quad-core Max. operating frequency: 1.5GHz
- Arm® Cortex®-A53, quad-core Max. operating frequency: 1.2GHz
- Arm® Cortex®-R7, single-core Max. operating frequency: 800MHz

# Cache memory (Cortex®-A57)

- L1 instruction cache: 48KB
- L1 data cache: 32KB
- L2 cache: 2MB

Cache memory (Cortex®-A53)

- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L2 cache: 512KB

Cache memory (Cortex®-R7)

- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB

External memory

- Ability to connect LPDDR4-SDRAM via DDR dedicated bus
- Data bus width: 32 bits × 2 channels External expansion
- Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 2 channels (one of PHY is shared with Serial ATA)

#### 3D graphics

■ PowerVR<sup>™</sup> GX6250

#### Video functions

- Video display interface × 3 channels (1 channel: HDMI(option), 1 channel: LVDS, 1 channel: RGB888)
- Video input interface × 4 channels (2) channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

#### ■ Video codec module: VCP4 × 1 channel

- IP converter module
- Video image processing functions (color conversion, image enlargement/ reduction, filtering)

#### Audio functions

- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels Storage interfaces
- USB 3.0 DRD × 1 channel
- USB  $2.0 \times 2$  channels (Host only 1 channel/Host-Function 1channel)
- SD host interface  $\times$  4 channels
- Multimedia card interface × 2 channels Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels
- I<sup>2</sup>C bus interface × 7 channels
- Serial communication interface (SCIF) × 6 channels
- Quad serial peripheral interface (QSPI) × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722, GMII/MII interface, PHY device connection support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722)
- Controller area network (CAN) interface × 2 channels
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### RZ/G2M (R8A774Ax) block diagram

System	CPU		
System controller	2 × Cortex®-A57 1.5GHz	4 × Cortex®-A53 1.2GHz	1 × Cortex®-R7 800MHz
System RAM: 384KB	L1 I\$ 48KB	L1 I\$ 32KB	L1 I\$ 32KB
Thermal Sensor	L1 D\$ 32KB	L1 D\$ 32KB	L1 D\$ 32KB
JTAG Debug	NEON/VFPv4	NEON/VFPv4	VFPv3-D16
(CoreSight™)	L2 cache: 2MB with ECC	L2 cache: 512KB with ECC	I-TCM 32KB, D-TCM 32KB with ECC
Timers	3D Graphics		

#### 26 × 32-bit Timer 15 × 32-bit Interval WDT

7 × PWM out

Audio IPs Audio router w/10 ASRC, mixer, 10 I2S (6ch TDM). 90ch Audio DMA

Secure IP

Crypto engine (AES, DES, Hash, RSA, TRNG)

# PowerVR GX6250 2D/3D tile based 600MHz

#### Video Codec Up to 4K resolution (2 channels)

# Video IP 3 × Display Out × Digital out, 1 × LVDS 1 × HDMI 2 × Fine Display Processor 8 × Video in 2 × MIPI-CSI2 (1 × 4L, 1 × 2L) 2 × Digital

FC-BGA: 29 × 29mm<sup>2</sup> 1022-pins, 0.8mm pitch

Connectivity
2 × PCle2.0 (1Lane)
USB3.0/2.0 (DRD)
2 × USB2.0 (1H, 1H/F/0TG)
Ethernet AVB (1Gbps)
$2 \times \text{CAN2.0B} / 2 \times \text{CAN-FD}$
6 × UART, 5 × H-UART 4 × SPI 7 × I <sup>2</sup> C; 1 × DVFS ctrl

#### Memory I/F 32-bit × 2ch LPDDR4-3200 (ECC) access cache Raw NAND (8/16-bit, ONFI 1.x. ECC 1-8-bits) 16-bit ExtBus/SRAM 1 × QSPI (4/8-bit selectable) or 1 × Hyperflash 4 × SDIO (SDR104) 2 × eMMC (5.0, HS400)

# RZ/G2N (R8A774Bx)

- Arm® Cortex®-A57, quad-core Max. operating frequency: 1.5GHz
- Arm® Cortex®-R7, single-core Max. operating frequency: 800MHz

Cache memory (Cortex®-A57)

- L1 instruction cache: 48KB
- L1 data cache: 32KB L2 cache: 2MB
- Cache memory (Cortex®-R7)

- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB

External memory

- Ability to connect LPDDR4-SDRAM via DDR dedicated bus
- Data bus width: 32 bits × 1 channel External expansion
- Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane  $\times$  2 channels (one of PHY is shared with Serial ATA)

#### 3D graphics

■ PowerVR<sup>™</sup> GE7800

## Video functions

- Video display interface × 3 channels (1 channel: HDMI(option), 1 channel: LVDS, 1 channel: RGB888)
- Video input interface × 4 channels (2 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

- Video codec module: VCP4 × 1 channel
- IP converter module
- Video image processing functions (color conversion, image enlargement/ reduction, filtering)

#### Audio functions

- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1channel)
- SD host interface × 4 channels
- Multimedia card interface × 2 channels
- Serial ATA interface × 1 channel Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels
- I<sup>2</sup>C bus interface × 7 channels
- Serial communication interface (SCIF) × 6 channels
- Quad serial peripheral interface (QSPI) × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722)
- Controller area network (CAN) interface × 2 channels
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function

# ■ RZ/G2N (R8A774Bx) block diagram

	System	CF	PU
	System controller	2 × Cortex®-A57 1.5GHz	1 × Cortex®-R7 800MHz
	System RAM: 384KB	L1 I\$ 48KB	L1 I\$ 32KB
	Thermal Sensor	L1 D\$ 32KB	L1 D\$ 32KB
	JTAG Debug	NEON/VFPv4	VFPv3-D16
	(CoreSight™)	L2 cache: 1MB with ECC	I-TCM 32KB, D-TCM 32KB with ECC
Ti		3D C**	onhioo

(CoreSight™)	L2 cache: 1MB with ECC	I-TCM 32KB, D-TCM 32KB w
Timers	3D Gr	aphics
26 × 32-bit Timer	PowerVF	R GE7800
15 × 32-bit Interval	2D/3D tile based 600MHz	
WDT	Video	Codec
7 × PWM out	Up to 4K	resolution
	(2 cha	nnels)

Vide	o IP
	2 × Video Signal Processor
1 × Digital out, 1 × EVDS 1 × HDMI	1 × Fine Display Processor
8 × Video in	
(1 × 4L, 1 × 2L)	
	3 × Display out 1 × Digital out, 1 × LVDS 1 × HDMI 8 × Video in 2 × MIPI-CSI2

FC-BGA:  $29 \times 29 \text{mm}^2$  1022-pins, 0.8 mm pitch

Connectivity
2 × PCle2.0 (1Lane)
SATA (Rev.3.2) (shared)
USB3.0/2.0 (DRD)
2 × USB2.0 (1H, 1H/F/OTG)
Ethernet AVB (1Gbps)
2 × CAN2.0B / 2 × CAN-FD
$6 \times \text{UART}$ , $5 \times \text{H-UART}$ $4 \times \text{SPI}$ $7 \times \text{I}^2\text{C}$ ; $1 \times \text{DVFS ctrl}$

Memory I/F
32-bit × 1ch LPDDR4-3200 (ECC) access cache
Raw NAND (8/16-bit, ONFI 1.x, ECC 1-8-bits)
16-bit ExtBus/SRAM
1 × QSPI (4/8-bit selectable) or 1 × Hyperflash
4 × SDIO (SDR104)
2 × eMMC (5.0, HS400)



## RZ/G2E (R8A774C0)

#### CPU core

- Arm® Cortex®-A53, quad-core Max. operating frequency: 1.2GHz
- Arm® Cortex®-R7, single-core Max. operating frequency: 800MHz

#### Cache memory (Cortex®-A53)

- L1 instruction cache: 32KB
- 11 data cache: 32KB
- L2 cache: 256KB
- Cache memory (Cortex®-R7)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB

#### External memory

- Ability to connect DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 32 bits × 1channel External expansion
- Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 1 channel 3D graphics
- PowerVR<sup>™</sup> GE8300
- Video functions
- Video display interface × 2 channels (2 channels: LVDS, 1 channel: RGB888)
- Video input interface × 3 channels (1 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

#### ■ Video codec module: VCP4 × 1 channel

- IP converter module
- Video image processing functions (color conversion, image enlargement/ reduction, filtering)

#### Audio functions

- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 1 channel (Host-Function 1channel)
- SD host interface × 3 channels
- Multimedia card interface × 1 channel Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels
- $I^2C$  bus interface  $\times$  8 channels
- Serial communication interface (SCIF) × 6 channels
- Quad serial peripheral interface (QSPI) × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722)
- Controller area network (CAN) interface × 2 channels
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### ■ RZ/G2E (R8A774C0) block diagram

	_		
System	СРИ		Connectivity
System controller	2 × Cortex®-A53 1.2GHz	1 × Cortex®-R7 800MHz	1 × PCle2.0 (1Lane)
System RAM: 128KB	L1 I\$ 32KB	L1 I\$ 32KB	
Thermal Sensor	L1 D\$ 32KB	L1 D\$ 32KB	USB3.0/2.0 (DRD)
JTAG Debug	NEON/VFPv4	VFPv3-D16	USB2.0 (1H/F)
(CoreSight™)	L2 cache: 256KB with ECC	I-TCM 32KB, D-TCM 32KB with ECC	Ethernet AVB (1Gbps)
Timers	3D Gra	aphics	2 × CAN2.0B / 2 × CAN-FD
26 × 32-bit Timer	PowerVF	R GE8300	6 × UART, 5 × H-UART
15 × 32-bit Interval	2D/3D tile based 600MHz		$4 \times SPI$ $8 \times I^2C$ ; $1 \times DVFS$ ctrl
WDT	Video Codec		8 × 1°6; 1 × DVF3 CUI
7 × PWM out	1		Memory I/F
	Up to FHD resolution		
Audio IPs	Op to THIS	resolution	32-bit DDR3L-1856 (ECC)
Audio IPs Audio router w/10 ASRC,	Vide		
	Vide  2 × Display out: (2 × LVDS or		(ECC) access cache Raw NAND (8-bit, ONFI 1.x,
Audio router w/10 ASRC, mixer, 10 I <sup>2</sup> S (6ch TDM),	Vide  2 × Display out: (2 × LVDS or 1 × LVDS + 1 × DRGB)	eo IP 2 × Video Signal Processor	(ECC) access cache Raw NAND (8-bit, ONFI 1.x, ECC 1-8-bits)
Audio router w/10 ASRC, mixer, 10 I°S (6ch TDM), 45ch Audio DMA	2 × Display out: (2 × LVDS or 1 × LVDS + 1 × DRGB) 2 × Video in	eo IP 2 × Video Signal Processor	(ECC) access cache Raw NAND (8-bit, ONFI 1.x, ECC 1-8-bits) 16-bit ExtBus/SRAM
Audio router w/10 ASRC, mixer, 10 I <sup>2</sup> S (6ch TDM), 45ch Audio DMA	Vide   2 × Display out:   (2 × LVDS or   1 × LVDS + 1 × DRGB)   2 × Video in   1 × MIPI-CSI2 (1 × 2L)   1 × Digital	to IP 2 × Video Signal Processor 1 × Fine Display Processor	(ECC) access cache Raw NAND (8-bit, ONFI 1.x, ECC 1-8-bits)
Audio router w/10 ASRC, mixer, 10 I°S (6ch TDM), 45ch Audio DMA Secure IP Crypto engine	Vide   2 × Display out:   (2 × LVDS or   1 × LVDS + 1 × DRGB)   2 × Video in   1 × MIPI-CSI2 (1 × 2L)   1 × Digital	eo IP 2 × Video Signal Processor	(ECC) access cache Raw NAND (8-bit, ONFI 1.x, ECC 1-8-bits) 16-bit ExtBus/SRAM 1 × QSPI (4/8-bit selectable)

# RZ/G2L(R9A07G044Lxx)

## CPU core

- Arm® Cortex®-A55, dual-core or single-core Max. operating frequency: 1.2GHz

  Arm® Cortex®-M33, single-core
- Max. operating frequency: 200MHz

#### Cache memory (Cortex®-A55)

- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB

#### External memory

- Ability to connect DDR4-SDRAM / DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits × 1 channel 3D graphics
- Arm Mali™-G31 GPU

# Video functions

- Video display interface: MIPI DSI × 1 channel or Digital parallel output  $\times$  1 channel
- Video input interface: MIPI CSI-2 × 1 channel or Digital parallel input × 1 channel
- Video codec module: VCPL4 × 1 channel
- Video image processing functions (Resizer and Color Space / Color Format Conversion)

#### Audio functions

- Sampling rate converter × 1 channel
- Serial sound interface × 4 channels Storage interfaces
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1channel)
- SD host interface  $\times$  2 channels
- Multimedia card interface × 1 channel (Shared with SDHI)

#### Other peripheral functions

- 32-bit timer × 1 channel
- 16-bit timer × 8 channels
- PWM timer × 8 channels
- $I^2C$  bus interface  $\times$  4 channels
- Serial communication interface with FIFO (SCIF) × 5 channels
- Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller× 1 channel (8bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3channels
- Gigabit Ethernet controller × 2 channels
- Controller area network (CAN) interface × 2 channels (support CAN FD)
- 12-bit A/D converter × 8 channels
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### RZ/G2L(R9A07G044Lxx) block diagram

, , , , , ,	,		
System	CI	PU	Interfaces
Arm Debugger (CoreSight™)	Cortex®-A55 1.2GHz Cortex®-A55 NEON/VFP NEON	55 <sup> #)</sup> 1.2GHz	DDR4/DDR3L (In line ECC) 16-bit × 1.6/1.3Gbps
Arm TrustZone 16ch DMAC	I-L1\$: 32KB w/Parity D-L1\$: 32KB w/ECC D-L1\$: 32K		1 × SPI Multi I/O (8-bit DDR)
Interrupt Controller		OKB Cortex®-M33 @200MHz	2 × SDHI (UHS-I)/MMC
PLL/SSCG	L3\$(Shared) : 256KB v		1 × USB2.0 Host
Standby (Sleep/Software/Module)	Memory RAM 128KB w/FCC		1 × USB2.0 Host / Function
Timers 1 × 32-hit MTU3*	Video & Graphics		2 × 100/1000Mbps Ether MAC*
	3D GPU	Camera In	
8 × 16-bit MTU3*	Arm Mali-G31	(MIPI CSI-2 4lane, Parallel*)	2 × I2C, 2 × I2C*
8 × 32-bit PWM*		Display Out	2 × SCI 8/9-bit*
3 × WDT*	H.264 Enc/Dec	(MIPI DSI 4lane, Parallel*)	5 × SCIF (UART)*
Analog	1920 × 1080 @30fps Image Scaling Unit		3 × RSPI*
8 × 12-bit ADC	Security (option)		2 × CAN-FD*
	Secure Boot	Device Unique ID	GPIO*
	Crypto Engine	JTAG Disable	Audio
	TRNG	OTP 4Kbit	4 × SSI (I <sup>2</sup> S)*
	(#) Single Core version is 1CPU.		1 × SRC
			*Sharad

## RZ/G2LC(R9A07G044Cxx)

#### CPU core

- Arm® Cortex®-A55, dual-core or single-core
- Max. operating frequency: 1.2GHz Arm® Cortex®-M33, single-core Max. operating frequency: 200MHz

#### Cache memory (Cortex®-A55)

- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB
- External memory
- Ability to connect DDR4-SDRAM / DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits × 1 channel 3D graphics
- Arm Mali™-G31 GPU

#### Video functions

- Video display interface: MIPI DSI × 1 channel
- Video input interface: MIPI CSI-2 × 1 channel
- Video image processing functions (Resizer and Color Space / Color Format Conversion)

#### Audio functions

- Sampling rate converter × 1 channel
- Serial sound interface × 2 channels Storage interfaces
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1channel)
- SD host interface × 2 channels
- Multimedia card interface × 1 channel (Shared with SDHI)

#### Other peripheral functions

- 32-bit timer × 1 channel
- 16-bit timer × 5 channels
- PWM timer × 4 channels
- I<sup>2</sup>C hus interface × 4 channels
- Serial communication interface with
- FIFO (SCIF) × 3 channels
- Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller× 1 channel (4bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3channels
- Gigabit Ethernet controller × 1 channel
- Controller area network (CAN) interface × 2 channels (support CAN FD)
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### ■ RZ/G2LC(R9A07G044Cxx) block diagram

,	,	0	
System	CF	טי	Interfaces
Arm Debugger (CoreSight™)	Cortex®-A55 1.2GHz Cortex®-A55 NEON/VFP NEON	5# 1.2GHz J/VFP	DDR4/DDR3L (In line ECC) 16-bit × 1.6/1.3Gbps
Arm TrustZone 16ch DMAC	I-L1\$: 32KB w/Parity D-L1\$: 32KB w/ECC D-L1\$: 32K		1 × SPI Multi I/O (4-bit DDR)
Interrupt Controller	L2\$: 0KB L2\$:	0 . 0 1400	2 × SDHI (UHS-I)/MMC
PLL/SSCG	L3\$(Shared) : 256KB v		1 × USB2.0 Host
Standby (Sleep/Software/Module)	Mer RAM 128		1 × USB2.0 Host / Function
Timers 1 × 32-bit MTU3*	Video & Graphics		1 × 100/1000Mbps Ether MAC*
5 × 16-bit MTU3*	3D GPU Arm Mali-G31	Camera In (MIPI CSI-2 4lane)	2 × I2C, 2 × I2C*
4 × 32-bit PWM*		Display Out	2 × SCI 8/9-bit*
3 × WDT*	Image Scaling Unit	(MIPI DSI 4lane)	3 × SCIF (UART)*
			3 × RSPI*
	Security (option)		2 × CAN-FD*
	Secure Boot	Device Unique ID	GPIO*
	Crypto Engine	JTAG Disable	Audio
	TRNG	OTP 4Kbit	2 × SSI (I <sup>2</sup> S)*
	(#) Single Core version is	1CPU.	1 × SRC

# RZ/G2UL(R9A07G043Uxx)

#### CPU core

- Arm® Cortex®-A55, single-core Max. operating frequency: 1.0GHz
- Arm® Cortex®-M33, single-core Max. operating frequency: 200MHz Cache memory (Cortex®-A55)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB

#### External memory

- Ability to connect DDR4-SDRAM / DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits × 1 channel Video functions
- Video display interface: Digital parallel output × 1 channel
- Video input interface: MIPI CSI-2 × 1 channel
- Video image processing functions (Resizer and Color Space / Color Format Conversion)


#### Audio functions

- Sampling rate converter × 1 channel
- Serial sound interface × 4 channels Storage interfaces
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1channel)
- SD host interface × 2 channels
- Multimedia card interface × 1 channel (Shared with SDHI)

#### Other peripheral functions

- 16-hit timer × 8 channels
- I<sup>2</sup>C bus interface × 4 channels
- Serial communication interface with FIFO (SCIF) × 5 channels
- Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller× 1 channel (4bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3channels
- Gigabit Ethernet controller  $\times$  2 channels
- Controller area network (CAN) interface × 2 channels (support CAN FD)
- 12-bit A/D converter × 2 channels
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### RZ/G2UL(R9A07G043Uxx) block diagram





# RZ/Five [RISC-V] (R9A07G043Fxx)

#### CPU core

■ 64bit RISC-V CPU Core AndesCore<sup>™</sup> AX45MP Single core 1.0 GHz

#### Cache memory

- L1 Instruction Cache: 32K Byte
- L1 Data Cache: 32K Byte
- L2 Cache: 256K Byte

## External memory

- Ability to connect DDR4-SDRAM /
- DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits × 1 channel Audio functions
- Sampling rate converter × 1 channel
- Serial sound interface × 4 channels Storage interfaces

#### Storage interfaces

- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1channel)
- SD host interface × 2 channels
- Multimedia card interface x 1 channel (Shared with SDHI)

#### Other peripheral functions

- 16-bit timer × 8 channels
- 1°C bus interface × 4 channels
- Serial communication interface with FIFO (SCIF) × 5 channels
- Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller × 1 channel
- (4bit Double data rate)
   Serial Peripheral Interface (RSPI) ×3
- channels
  Gigabit Ethernet controller × 2 channels
- Controller area network (CAN) interface
   × 2 channels (support CAN FD)
- 12-bit A/D converter × 2 channels
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function

#### ■ RZ/Five [RISC-V] (R9A07G043Fxx) block diagram

System	СРИ	Interfaces
Debugger	Application Core Domain	DDR4/DDR3L 16-bit × 1.6/1.3Gbps
16ch DMAC	AX45MP Single (1GHz) With SIMD / FPU	1 × SPI Multi I/O (4-bit DDR)
Interrupt Controller	I-L1\$: 32KB, D-L1\$: 32KB	2 × SDHI(UHS-I)/MMC
PLL/SSCG	TCM (ILM/DLM): Total 128KB (1GHz)	1 × USB2.0 Host
	L2\$: 256KB	1 × USB2.0 Host / Function
Timers	Internal Memory	2 × 100/1000 Ether MAC*
1 × 32-bit MTU3	SRAM: 128KB	4 × I <sup>2</sup> C
8 × 16-bit MTU3	Security (option)	2 × SCI 8/9-bit (incl. IrDA)
1 × WDT	Secure Boot	5 × SCIF (UART)
	Crypto Engine	3 × RSPI
Analog	Secure JTAG	4 × SSIF2
2 input 12-bit ADC (1 unit)	TRNG	1 × SRC
Thermal Sensor	OTP 1Kbit	2 × CAN-FD
		GPI0

<sup>\*:</sup> The 266-pin package has one channel of Gigabit Ethernet.

Package Information: 361-pin, 13 × 13mm PBGA (0.5mm pitch) 266-pin, 11 × 11mm PBGA (0.5mm pitch)

# **RZ/G Series Application**

[HMI Application] The HMI can be made more expressive by making full use of the 3D graphics and video capabilities.



[IoT Application] Optimized for IoT devices by taking advantage of CPU performance, various interface functions, and security functions



# **RZ Partner Ecosystem Solutions**


Visit the webpage below for the latest information on RZ partner ecosystem. https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions





# **RZ/A Series**

## **RZ/A Series Roadmap**




# **RZ/A Series Application**



# Benefits of RZ/A Series — Develop like MCUs

RZ/A series MPUs retain the ease-of-use of Renesas MCUs due to rich integrated development environments, and deliver higher performance than MCUs.




# **Benefits of RZ/A3UL**

- 64bit CPU@1GHz RTOS MPU
- Choice of two memory I/Fs for different applications
  - Octal-SPI Flash/Octal-SPI RAM: For simple and low cost PCB design
  - DDR3L/DDR4: For high resolution HMI and camera use cases
- Pin-compatible RZ/A3UL (RTOS) and RZ/G2UL (Linux) for easy migration
  - The 361-pin package is pin-compatible between RZ/A3UL and RZ/G2UL


# Benefits of RZ/A1 Group, and RZ/A2M MPUs

- Eliminate the need to design a high-speed interface
- Reduced mounting area
- Reduced PCB cost
- No DRAM procurement issues
- Reduced EMI noise





Include on-chip graphics display and camera input capabilities



# **DRP Library**

- RZ/A2M MPUs with DRP improve image processing performance by 10X over RZ/A1 MPUs
  - Dynamically Reconfigurable Processor (DRP) technology accelerates image processing
  - Enables hybrid e-Al solutions with DRP for image processing + CPU for inference

The RZ/A2M is designed around e-AI for smart appliances, network cameras, service robots, scanner products, and industrial equipment requiring high-speed image processing. The RZ/A2M combines a general-purpose MPU with Renesas' proprietary DRP technology for unique hybrid processing for image recognition and machine vision (MV), and AI processing works in conjunction with the Cortex®-A9, which preprocesses image data at high speed and extracts features for recognition target.



# **RZ/A3UL Group**

- 64-bit Arm® Cortex®-A55 (1 GHz, single core)
- 16bit DDR3L/DDR4-1600 (in line ECC)
- Octal-SPI Flash/RAM IF
- Camera IF; MIPI-CSI2 (4 lanes)
- Display IF; Parallel RGB888/RGB666
- 2x Gigabit Ethernet
- 2x CAN (CAN-FD)
- 2x USB2.0 (Host, Host/Peripheral)
- 2x SDHI (UHS-I, UHS-I/MMC)

#### ■ RZ/A3UL block diagram

System	СР	rU	Interfaces
Arm Debugger (CoreSight™)	Cortex®-A! NEON L - L1\$: 32k		DDR4/DDR3L (In line ECC)  16bit × 1.6/1.3Gbps
16 ch DMAC Interrupt Controller	D-L1\$: 32K L2\$: 0KE	B w/ECC '	SPI Multi I/O or Octa IF (4/8bit × 200Mbps) (Cache: 64bit line x 32 entries)
PLL/SSCG	L3\$ (Shared) : :	256KB w/ECC	1 × SDHI (UHS-I)/MMC
Standby	Men	nory	1 × SDHI (UHS-I)
(Sleep/Module)	RAM128k	(B w/ECC	1 × USB2.0 Host
Timers	LCD Controller + Resize		1 × USB2.0 Host / Function
1 × 32bit MTU3*	Image Sca	0	2 × 100/1000Mbps Ether MAC*
8 × 16bit MTU3* 2 × WDT*	Display Out (F	· · · · · · · · · · · · · · · · · · ·	3×12C*
ZXVVDI	Carriera III (IVIII	1-GSIZ 4Idile)	2 × SCI 8/9bit*
	Analog	Audio	5 × SCIF (UART)*
	2×12bit ADC	4 × SSI (I <sup>2</sup> S)*	3×RSPI*
			2×CAN-FD*
			GPIO*

\* Shared

# **RZ/A2M Group**

CPU (Arm® Cortex®-A9)

- Operating frequency: 528MHz
- Single-precision/double-precision FPU
- Arm® NEON™

On-chip memory

■ 4MB

- Main graphics and camera input functions

  Video display controller (VDC6): 1 channel
  LCD output: Max. WXGA Screen superimposition: 3 layers Video input: Max. XGA
- CMOS camera input (CEU): 1 channel
- MIPI-CSI2 interface: 1 channel
- Distortion compensation unit (IMR): 1 channel
- 2D graphics engine: 1 channel Sprite engine: 1 channel
- JPEG coding engine: 1 channel

Main memory interface functions

- NOR flash, SDRAM, NAND flash
- Serial flash: 1-bit/4-bit/8-bit: 1 channel, 8-bit: 1 channel (ability to run stored programs directly)
- SD/MMC host interface: 2 channels

Main communication functions

- USB 2.0 High Speed: 2 channels (Host/Function switchable) 10M/100M EtherMAC: 2 channels
- SCIF: 5 channels
- I<sup>2</sup>C: 4 channels
- SSI: 4 channels RSPI: 3 channels
- CAN-FD: 2 channels

Optional functions

DRP (Dynamically Reconfigurable Processor)

Package

- 176-LFBGA (13mm×13mm, 0.8mm pitch)
- 256-LFBGA (11mm×11mm, 0.5mm pitch)
   272-FBGA (17mm×17mm, 0.8mm pitch)
- 324-FBGA (19mm×19mm, 0.8mm pitch)

RZ/A2M block diagram		
System	CF	PU
DMAC 16ch	Cortex®-A	9 528 MHz
Interrupt Controller PLL/SSCG	NEON	FPU
On-chip Debug (JTAG/SWD)	_	nory
Standby (Sleep/Software/Deep/Module)	I CACHE: 32KB	1: 4MB D Cache: 32KB e: 128KB
Timers OSTM	Grap	phics
USTIM 32-bit × 3ch  MTU3 32-bit × 1ch  MTU3 16-bit × 8ch  PWM 32-bit × 8ch  WDT  RTC	VDC6 (LCDC) Timing Controller Digital Input	LVDS IMR-LS2 Sprite Engine
	CMOS Camera I/F MIPI Camera I/F	2D Graphics Engin JPEG Codec Engin
	·	<b>r (option)</b> e Boot
DRP (option)	Crypto	Engine

TRNG

Device Unique ID

JTAG Disable

Interfaces		
I <sup>2</sup> C		
4ch		
SCI		
2ch		
SCIF (UART) 5ch		
RSPI		
3ch		
CAN-FD		
2ch		
Ethernet MAC		
(100M: IEEE1588 v2)		
2ch		
IrDA		
SSI (I <sup>2</sup> S)		
4ch		
SPDIF		
1ch		
BSC (E×t. Bus I/F)		
HyperFlash <sup>™</sup> / HyperRAM <sup>™</sup>		
OctaFlash™ / OctaRAM™		
SPI Multi I/O (DDR)		
(1,4 or 8bit width)		
NAND Flash I/F		
(ONFI1.0, ECC)		
USB2.0 HS 2ch Host/Peripheral/OTG		
SDHI (UHS-I)/MMC		
2ch		
GPIO		

Analog ADC

## RZ/A1H Group and RZ/A1M Group (Pin Compatible)

CPU (Arm® Cortex®-A9)

- Operating frequency: 400MHz
- Single-precision/double-precision FPU
- Arm® NEON™

On-chip memory

- RZ/A1H: 10MB
- RZ/A1M: 5MB

Main graphics and camera input functions

Video display controller (VDC5): 2 channels LCD output: Max. WXGA Screen superimposition: 4 layers

Video input: Max. XGA (CVBS analog input supported)

- CMOS camera input (CEU): 1 channel
- PAL/NTSC decoder (DVDEC): 2 channels
- Distortion compensation unit (IMR): 1 channel
- Open VG accelerator: 1 channel
   JPEG coding engine: 1 channel

- Main memory interface functions

  NOR flash, SDRAM, NAND flash
- QSPI serial flash: 2 channels (ability to run stored programs directly)
- SD host interface: 2 channels
- MMC host interface: 1 channel

Main communication functions

- USB 2.0 High Speed: 2 channels (Host/Function switchable)
- 10M/100M EtherMAC: 1channel
- SCIF: 8 channels
- I<sup>2</sup>C: 4 channels
- SSI: 6 channels
- RSPI: 5 channels
- Ethernet AVB: 1 channel
- CAN: 5 channels

- 256-LFBGA (11mm × 11mm, 0.5mm pitch)
- 256-LFQFP (28mm × 28mm, 0.4mm pitch)
- 324-FBGA (19mm × 19mm, 0.8mm pitch)

#### RZ/A1H,and RZ/A1M block diagram

SRAM A1H: 10MB/A1M: 5MB SRAM L2 Cache Cache 32 KB + 32 KB

DMAC 16ch Interrupt Controller **Clock Generation** with SSCG JTAG Debug Customer Unique ID\*

Audio SCUX 4ch ASRC CDROM DEC Sound Generator Analog ADC 12-bit × 8ch

\* =Option

CPU	
Cortex®-A	9 400MHz
NEON	FPU

**Timers** MTU2 16-bit × 5ch WDT 8-bit × 1ch OS Timer 32-bit × 2ch **PWM Timer** 16ch Real-Time CLK

Graphics Video Display Controller OpenVG 1.1 Enhanced eng. PAL/NTSC dec. 2ch CMOS Camera I/F 1ch Fish Eye Correction 2ch JPEG Engine

Interfaces			
10/100 E	10/100 Ether MAC		
	USB2.0 HS 2ch Host/Func		
NAND	NAND Flash		
External Bus	External Bus 32-bit ROM, SRAM,		
	SDRAM, PCMCIA		
	SPI Multi 2ch		
SCIF 8ch	RSPI 5ch		
I <sup>2</sup> C 4ch	IEBus 1ch		
SSI (I <sup>2</sup> S)	SPDIF		
6ch SDHI	1ch MMC		
2ch	1ch		
CAN 5ch	MOST50		
Smart	Smart Card I/F		
IrDA 1ch	LIN Master		
Ethern	Ethernet AVB		

# **RZ/A1LU Group**

CPU (Arm® Cortex®-A9)

- Operating frequency: 400MHz
- Single-precision/double-precision FPU
- Arm® NEON™

On-chip memory

Main graphics and camera input functions

■ LCD controller (VDC5): 1 channel LCD output: Max. WXGA Screen superimposition: 3 layers Video input: Max. XGA

- CMOS camera input (CEU): 1 channel
- JPEG coding engine: 1 channel

Main memory interface functions

- NOR flash, SDRAM
- QSPI serial flash: 1 channel (ability to run stored programs directly)
- SD host interface: 2 channels
- MMC host interface: 1 channel

Main communication functions

- USB 2.0 High Speed: 2 channels (Host/Function switchable)
- 10M/100M EtherMAC: 1channel
- SCIF: 5 channels
- I<sup>2</sup>C: 4 channels
- SSI: 4 channels
- RSPI: 3 channels
- Ethernet AVB: 1 channel
- CAN: 2 channels

#### Package

- 176-LFBGA (8mm × 8mm, 0.5mm pitch)
- 176-LFQFP (24mm × 24mm, 0.5mm pitch)
- 208-LFQFP (28mm × 28mm,0.5mm pitch)

#### RZ/A1LU block diagram

Memory		
SRAM		
3MB		
SRAML2 Cache		
128 KB Cache		
32 KB ± 32 KB		
JE KD T JE KD		
System		
DMAC 16ch		
Interrupt Controller		
Clock Generation with SSCG		
JTAG Debug		
Customer Unique ID*		
A 11		
Audio		
SCUX 4ch ASRC		
Analog		
ADC		
ADC 12-bit × 8ch		

	Timers	
MTU2		
16-bit × 5ch		
WDT		
8-bit × 1ch		
	OS Timer	
	32-bit × 2ch	
	Real-Time CLK	
	Graphics	
	Video Display Controller	
	1ch	
	CMOS Camera I/F	
_	1ch	
	JPEG Engine	
	1ch	

CPU

Cortex®-A9 400MHz

NEON

П	Interfaces		
Ш	10/100 Ether MAC		
П	CAN		
41	2ch		
	USB2.0		
	HS 2ch Host/Func		
	External Bus 32-bit ROM, SRAM, SDRAM, PCMCIA		
П	SPI Multi		
	1ch		
	SCIF 5ch	RSPI 3ch	
	I <sup>2</sup> C		
	40		
	SSI (I <sup>2</sup> S)	SPDIF	
	4ch	1ch	
ш	SDHI	MMC	
ш	2ch	1ch	
П	Smart Card I/F		
	2ch		
	IrDA		
	1ch		
	Ethernet AVB		

\* =Option



# RZ/A1L, RZ/A1LC Group

CPU (Arm® Cortex®-A9)

- Operating frequency: 400MHz
- Single-precision/double-precision FPU
   Arm® NEON™

On-chip memory

- RZ/A1L: 3MB
- RZ/A1LC: 2MB

- Main graphics and camera input functions

  LCD controller (VDC5): 1 channel LCD output: Max. WXGA Screen superimposition: 3 layers Video input: Max. XGA
- CMOS camera input (CEU): 1 channel

Main memory interface functions

- NOR flash, SDRAM, NAND flash
- OSPI serial flash: 1 channel (ability to run stored programs directly)
- SD host interface: 2 channels
- MMC host interface: 1 channel

Main communication functions

- USB 2.0 High Speed: 2 channels (Host/Function switchable)
- 10M/100M EtherMAC: 1 channel
- SCIF: 5 channels
- I<sup>2</sup>C: 4 channels
- SSI: 4 channels
- RSPI: 3 channels
- CAN: 2 channels

#### Package

- 176-LFBGA (8mm × 8mm,0.5mm pitch)
- 176-LFQFP (24mm × 24mm,0.5mm pitch)
- 208-LFQFP (28mm × 28mm,0.5mm pitch)
- 233-FBGA (15mm × 15mm, 0.8mm pitch)

#### ■ RZ/A1L, RZ/A1LC block diagram

Memory
SRAM
A1L: 3 MB/A1LC: 2 MB
SRAM L2 Cache
128 KB
Cache
32 KB + 32 KB

System
DMAC 16ch
Interrupt Controller
Clock Generation with SSCG
JTAG Debug

Audio		
SCUX 4ch ASRC		
CDROM DEC*		
CDROM DEC*		

Analog	
ADC	
12-bit × 8ch	

8-bit × 1ch OS Timer 32-bit  $\times$  2ch Real-Time CLK

CPU

Cortex®-A9 400MHz

MTU2 16-bit × 5ch

WDT

NEON

Graphics		
	Video Display Controller	
	1ch	
	CMOS Camera I/F	
	1ch	
-	1011	

Interfaces			
10/100 E	10/100 Ether MAC		
	USB2.0		
External Bus 32-bit ROM, SRAM, SDRAM, PCMCIA			
SPI Multi			
SCIF 5ch	RSPI 3ch		
I <sup>2</sup> C 4ch	IEBus*		
SSI (I <sup>2</sup> S) 4ch	SPDIF 1ch		
SDHI 2ch	MMC 1ch		
CAN 2ch	MOST50*		
Smart Card I/F			
IrDA	LIN Master*		

<sup>\*</sup> RZ/A1L Group specification only.

# **RZ/A Series: Development Environments (Integrated Development Environments)**

	RENESAS	arm	iar
Development environments	• e² studio*1  e² studio  e² studio	• Arm® DS	• IAR Embedded Workbench® for Arm®
Compilers	GNU Arm Embedded Toolchain	Arm Compiler	• IAR C/C++ compiler*3
ICEs	<ul> <li>J-Link LITE from Segger</li> <li>J-Link series from Segger*<sup>2</sup></li> </ul>	• DSTREAM™ • ULINKpro™ • ULINKproD™ • ULINK2™	I-jet™/I-jet Trace™ for Arm® Cortex®-A/R/M     JTAGjet-Trace

<sup>\*1:</sup> Eclipse-based development environment from Renesas (https://www.renesas.com/e2studio)

# **RZ/A Series: Development Tools (Debuggers, ICEs)**

	Kyoto Microcomputer Co., Ltd.	SEGGER	LAUTERBACH DEVELOPMENT TOOLS
Debuggers		• Ozone • e² studio	• PowerView
ICEs		• J-Link Series	• PowerDebug
Supported compilers	<ul> <li>exeGCC from Kyoto Microcomputer</li> <li>GNU Arm Embedded Toolchain</li> <li>Arm compiler</li> <li>IAR C/C++ compiler, etc.</li> </ul>	<ul> <li>GNU Arm Embedded Toolchain</li> <li>Arm compiler</li> <li>IAR C/C++ compiler, etc.</li> </ul>	<ul> <li>GNU Arm Embedded Toolchain</li> <li>Arm compiler</li> <li>IAR C/C++ compiler, etc.</li> </ul>

# **RZ/A Series: Solutions from Partner Companies**

Visit the webpage below for the latest information on RZ/A Series development tools, including solutions from partner companies. https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions




<sup>\*2:</sup> Renesas does not handle ICEs from Segger. Contact a sales agent for details.

<sup>\*3:</sup> A free evaluation license is available provided the 14-day time-limited evaluation or the code size-limited evaluation.



# **RZ/T Series**


# **RZ/T Series Roadmap**



# **RZ/T Series Features**


- High-performance, high-speed real-time control
- Integrated peripheral functions

## ■ High-performance, high-speed real-time control



- High-speed RAM directly coupled to the CPU allows fast processing and bypassing of the cache for reliable real-time responsiveness.
- ECC for enhanced reliability
- Assures responsive interrupt handling suitable for embedded control applications.

## ■ Integrated peripheral functions




- Integrates communication ASSP that would previously have been implemented as an external device.
- Integrates encoder interface that would previously have been implemented by an FPGA or ASIC.

	EnDat 2.2	BiSS-C	NIKON A-format	FA-CODER	HIPERFACE DSL
Related specifications	Heidenhein Corp http://www.heidenhain.de	iC-Haus GmbH http://www.biss-interface.com	NIKON Corporation http://www.nikon.co.jp	TAMAGAWA SEIKI CO.,LTD. http://www.tamagawa-seiki.co.jp	SICK STEGMANN GmbH http://www.sick.com
Communication system	Clock synchronous	Clock synchronous	Asynchronous	Asynchronous	Asynchronous
Transmission link	RS-485	RS-422	RS-485	RS-485	RS-485
Supported frequencies/data transfer rates	100kHz to 16.7MHz	62.5kHz to 10MHz	2.5Mbps, 4Mbps, 6.67Mbps, 8Mbps, 16Mbps	2.5Mbps	9.375Mbps
I/O pin count/ signal level	4/3.3V TTL level	2 / 3.3V TTL level	3 / 3.3V TTL level	3 / 3.3V TTL level	3 / 3.3V TTL level
Compatible functions on T series	- Propagation delay function - Not supported for incremental signals	Delay compensation function     Supported in C mode (not supported in B mode)     Not supported for incremental signals     Supported on 1-to-1 connections (not supported on bus connections)	- Supported on 1-to-1 connections and bus connections	Baseband NRZ code support     Not supported for incremental signals or synchronous Manchester code	- External synchronous communication (sync mode) - Asynchronous communication (free running mode) - Estimator function (position estimation when error occurs) - RSSI, quality monitoring



## **RZ/T Series Application**

A fast CPU operating at 300MHz to 800MHz and large-capacity tightly-coupled memory provide the high performance and advanced functionality required by industrial applications such as industrial motors or AC servo drives. The RZ/T series is powerful enough to handle Industrial Ethernet processing of various types while still maintaining real-time performance.



# **RZ/T2M Group**

#### CPU core

- Arm® Cortex®-R52 × 2
- Operating frequency: 800MHz/400MHz/200MHz
- Single-precision/double-precision floating-point unit
- Tightly Coupled Memory: 512KB (W/ ECC) + 64KB (W/ ECC)
- 2MB on-chip RAM (with ECC)

#### Features


- Low latency peripheral port (LLPP) bus
- TSN support
- 3-port Gigabit Ethernet switch
- EtherCAT slave controller
- Encoder interface
- PWM timer
- $\Delta\Sigma$  interface
- ADC
- Trigonometric function unit
- xSPI ■ CAN-FD
- USB2.0
- SPI, SCI, I<sup>2</sup>C

#### Safety functions

- Register write protection, input clock oscillation stop detection, and CRC
- Isolated peripheral function access via MPU

- 320-pin FBGA (17mm × 17mm, 0.8mm pitch)
- 225-pin FBGA (13mm × 13mm, 0.8mm pitch)
- 176-pin LQFP (24mm × 24mm, 0.5mm pitch)
- 128-pin LQFP (14mm × 20mm, 0.5mm pitch)
- Tj = -45°C to +125°C

#### ■ RZ/T2M Group block diagram



# **RZ/T2M Product Lineup**

Security	R9A07G075M28GBG	R9A07G075M26GBG	R9A07G075M28GBA	R9A07G075M26GBA	R9A07G075M27GBA	_	R9A07G075M05GFP	R9A07G075M05GFA
Non-Security	R9A07G075M24GBG	R9A07G075M22GBG	R9A07G075M24GBA	R9A07G075M22GBA		R9A07G075M21GBA	R9A07G075M01GFP	R9A07G075M01GFA
CPU			Dual Cortex®-R5	2 (800+800MHz)			Single Cortex®-	R52 (800MHz)
System RAM			2.0MB	wECC			1.5MB	wECC
TCM Memory		CPU0		ECC, BTCM: 64KB one, BTCM: none	wECC		CPU0 : ATCM: BTCM: 64	512KB wECC, KB wECC
∑∆ interface				3ch ×	2 units			
Encoder I/F Protocol		A-format™, BiSS-C, EnDat2.2, FA-CODER®, HIPERFACE DSL®						
Motor Control Peripherals		PWM Timer (MTU3, GPT), ∑∆ Interface, 12bit ADC, Encoder Interface, Trigonometric Accelerator						
Ethernet Port		3ports (100)	/1000Mbps)			No	ine	
EtherCAT Port		Max 3ports (Exclu	sive with Ethernet			No	ine	
Industrial Ethernet Protocol		ROFINET RT/IRT, E EEE 60802 Industr				No	one	
CAN	CAN FD ×2ch	Classic CAN ×2ch	CAN FD ×2ch	Classic CAN ×2ch	CAN FD ×2ch	Classic CAN ×2ch	Classic CAN ×2ch	Classic CAN ×2ch
Package	BGA (17mm×17mm	320 , 0.8mm pitch)				QFP128 (14mm×20mm, 0.5mm pitch)		
Power Supply	1.1V, 1.8V, 3.3V							
Operating Temperature				Tj = -40 t	o +125°C			

<sup>\*</sup> More protocols will be supported in the future



# **RZ/T2L Group**

#### CPU core

- Arm® Cortex®-R52
- Operating frequency: 800MHz/400MHz/200MHz
- Single-precision/double-precision floating-point unit

#### On-chip memory

- Tightly Coupled Memory: 512KB (W/ ECC) + 64KB (W/ ECC)
- 1MB on-chip RAM (with ECC)

#### Features

- Low latency peripheral port (LLPP) bus
- EtherCAT slave controller
- Gigabit Ether MAC
- Encoder interface
- PWM timer
- ΔΣ interface
- ADC
- Trigonometric function unit
- Serial host interface
- xSPI
- CAN-FD
- USB2.0
- SPI, SCI, I<sup>2</sup>C

#### Safety functions

- Register write protection, input clock oscillation stop detection, and CRC
- Isolated peripheral function access via MPU

#### Packages

- FBGA 196pin (12mm × 12mm, 0.8mm pitch)
- $Tj = -45^{\circ}C \text{ to } +125^{\circ}C$

## ■ RZ/T2L Group block diagram

	CI	PU		
Cortex®-R52 800MHz/400MHz/200MHz				
FPU	FPU MPU Debug GIC			
I-cache 16KB w/ ECC			cache 3 w/ ECC	
ATCM 512KB w/ ECC			TCM B w/ ECC	

Memory	
RAM 1MB w/ ECC	

System	Interfaces
2 × 16ch DMAC	6 × SCI
JTAG Debug	$3 \times I^2C$
Clock Generation Circuit	2 × CAN-FD
Trigonometric unit	USB 2.0 HS (Host/Func)
	GPI0
Ethernet Sub System	Δ <b>Σ</b> I/F
EtherCAT Slave Controller	ΔΖ1/1
01440	
GMAC	Memory Interfaces
T:	4 × SPI
Timers	2 × xSPI
8 v 16-hit ± 1 v 32-hit	277,011

T:	4 × 5PI
Timers	2 × xSPI
8 × 16-bit + 1 × 32-bit MTU3	SRAM I/F (16-bit bus)
6 × 16-bit CMT	SDRAM I/F (16-bit bus)
2 × 32-bit CMTW	Burst ROM I/F (16-bit bus)
18 × 32-bit GPT	Analog
1 × 14-bit WDT	$(4+4) \times 12$ -bit ADC

Security		
Secure boot (option)	ı	Г
JTAG w/ disable function	ı	١

Interface	
Encodor interfaces	(2ch)

# RZ/T2L Product Lineup

Part Number	R9A07G074M08GBG	R9A07G074M05GBG	R9A07G074M04GBG	R9A07G074M01GBG	
CPU		Cortex®-R52 (	Max 800MHz)		
System RAM		1.0MB	(w/ECC)		
TCM Memory		ATCM 512KB (w/ECC)	/ BTCM 64KB (w/ECC)		
External bus		8, 1	6 bit		
Peripheral functions for motor control	PW	/M Timer (MTU3, GPT), ADC, ⊿Σ	interface, Trigonometric function ι	unit	
GMAC	1 ch				
Ethernet Port		3 p	orts		
EtherCAT	Supported	Not Supported	Supported	Not Supported	
CAN	CAN-FD	CAN	CAN-FD	CAN	
Security	Supported	Supported	Not Supported	Not Supported	
Package		BGA196 (12mm × 1	12mm, 0.8mm pitch)		
Power Supply			/, s1.8V, 3.3V		
Operating Temperature	Tj = -40 to +125°C				



# **RZ/T1 Group**

#### CPU core

- Arm® Cortex®-R4
- Operating frequency: 600MHz/400MHz/300Hz
- High-performance, high-speed real-time control
- Single-precision/double-precision floating-point unit

Renesas R-IN engine ("R-IN engine")

- Arm® Cortex®-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- R-IN engine instruction memory: 512KB (w/ ECC) + data memory: 512KB (w/ ECC) On-chip memory
- Tightly Coupled Memory: 512KB (w/ ECC) + 32KB (w/ ECC)
- Extended RAM instruction memory 512KB (w/ ECC) + data memory: 512KB (w/ ECC)
- Industrial Ethernet communication accelerator with multi-protocol support (R-IN engine)
- EtherCAT slave controller
- PWM timer: MTU3a, GPT
- Encoder interface (Nikon A-format<sup>™</sup>/BiSS-C/EnDat2.2/HIPERFACE DSL®/ FA-CODER®)

Note: 2ch encoder support depends on the combination of the selected protocol.

- High Speed USB
- Secure boot (option)
- Safety functions
  - ECC memory
  - CRC (32-bit)
  - Independent WDT: Operating on dedicated on-chip oscillator
- ∆∑ interface
- 100Mbps EtherMAC (with Ethernet switch)
- Ethernet accelerator
- Power supply voltage: 1.2V, 3.3V

#### Package

- FBGA 320pin (17mm × 17mm, 0.8mm pitch)
  QFP 176pin (20mm × 20mm, 0.4mm pitch)
- $Tj = -45^{\circ}C \text{ to } +125^{\circ}C$

#### ■ RZ/T1 Group block diagram

	C	CPU	
Cortex®-R4			
600MHz/400MHz/300Hz  FPU MPU Debug VIC			
			ache
I-cache 8KB w/ ECC			v/ ECC
ATCM 512KB w/ ECC			CM w/ ECC

#### Memory (option) RAM 1MB w/ECC

R-IN Engine (option)	
CPU Cortex®-M3 125MHz	
MPU Debug NVIC HW-RTOS Accelerator	
Memory	
Instruction RAM: 512KB with ECC Data RAM: 512KB with ECC	

	JTAG Debug
	Clock Generation Circuit
ı	
	Timers
	8 × 16-bit + 1 × 32-bit MTU3a
	IVITUJa
	6 × 16-bit CMT
	2 × 32-bit CMT2
	4 × 16-bit GPT
	1 × WDT
	1 × iWDT
	12 × 16-bit TPU
	2 × 4gr× 4-bit PPG
i	Security
п	,
- 11	Secure boot (option)

JTAG w/ disable function

System

2 × 16ch DMAC

Interfaces
5 × SCIF
$2 \times I^2C$
2 × CAN
1 × EthernetMAC (100Mbps) With switch + IEEE1588
USB 2.0 HS (Host/Func)
GPI0
∆∑I/F
EtherCAT Slave Controller (option)
Memory Interfaces
4 × SPI
QSPI (Flash I/F)with Direct Access from CPU
SRAM I/F (32-bit bus)
SDRAM I/F (32-bit bus)
Burst ROM I/F (32-bit bus)
Analog

Analog
(8 + 16) × 12-bit ADC
Interface
Encoder interfaces (2ch) (option)

# **RZ/T1 Product Lineup**

CPU	Tightly coupled memory	Extended RAM							
600 MHz + R-IN Engine (150MHz)	512KB +32KB	(1MB for R-IN)						R7S910017	R7S910018
450 MHz + R-IN Engine (150MHz)	512KB +32KB	– (1MB for R-IN)						R7S910015	R7S910016
600 MHz	512KB +32KB	1MB		R7S910007	R7S910013	R7S910027	R7S910028		
AFO NALL-	512KB	1MB		R7S910006		R7S910025	R7S910026		
450 MHz	+32KB	-	R7S910001	R7S910002	R7S910011				
300 MHz	512KB +32KB	_				R7S910035	R7S910036		
Package		176 QFP	320 BGA	320 BGA	320 BGA	320 BGA	320 BGA	320 BGA	
Encoder I/F		-	-	Yes	-	Yes	-	Yes	
Industrial Ethernet		(Standard Ethernet)		EtherCAT		Multi-protocol support			



# **Utilizing the Arm® Ecosystem**

#### ■ Utilizing Renesas' Experience and the Arm® Ecosystem

Customers can benefit from solutions combining Renesas' accumulated experience in the microcontroller industry and the global ecosystem of Arm® partners. Products such as development environments, OS, and middleware are available from partner companies supporting the RZ/T series.



# **RZ/T Series: Development Environments (Integrated Development Environments)**

	iar	RENESAS		
Development environments	IAR Embedded Workbench® for Arm®	• e² studio*1  e² studio  e² studio		
Compilers	• IAR C/C++ compiler*2	• GNU tool*4		
	AP4 and FSP Smart Configurator code generation tools from Renesas can be used.	Code generation function available as a plug-in.		
ICEs	<ul> <li>I-jet™/I-jet Trace™ for Arm Cortex®-A/R/M</li> <li>JTAGjet-Trace</li> </ul>	• J-Link LITE from Segger • J-Link series from Segger*5		

- \*1. Eclipse-based development environment from Renesas (http://renesas.com/e2studio)
- \*2. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)
- \*3. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.
- \*4. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)
- \*5. Renesas does not handle ICEs from Segger. Contact a sales agent for details.

# **RZ/T Series: Development Tools (Debuggers, ICEs)**

	KyOto Microcomputer Co., Ltd.	Our insight, your value	LAUTERBACH DEVELOPMENT TOOLS	<b>Computex</b> ®	
Debuggers • PARTNER-Jet2		• microVIEW-PLUS	• TRACE32 PowerView	• CSIDE version 7	
ICEs		• adviceLUNA II	TRACE32 PowerDebug & PowerTrace	PALMICE4     PALMICE4     Computex     JTAG model     Large capacity trace model	
Supported compilers	exeGCC from Kyoto     Microcomputer     GNU tool*1     Arm CC*2     IAR C/C++ compiler,*3 etc.	• Arm CC*2 • GNU tool,*1 etc.	• Arm CC*2 • GNU tool*1 • IAR C/C++ compiler*3 etc.	<ul> <li>Arm CC*2</li> <li>IAR C/C++ compiler*3</li> <li>GNU tool,*1 etc.</li> </ul>	
Supported product	RZ/T1, RZ/T2M		RZ/T1, RZ/T2M, RZ/T2L	RZ/T1	

- \*1. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)
- \*2. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.
- \*3. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)

## Code Generation Support: Flexible Software Package (FSP) + Smart Configurator (SC)

(Supported product: RZ/T2M, RZ/T2L)

The FSP includes everything you'll need to start developing software: board-dependent programs, peripheral function drivers, middleware, and documentation on how to use them.

Smart Configurator is a utility based on the concept of "combining software components freely." The intuitive GUI makes it easy to configure pins and FSP driver settings and to generate source code customized for your use case. It works together with integrated development environments such as IAR Embedded Workbench® for Arm from IAR Systems and e² studio.







## **Code Generation Support Tool: AP4**

(Supported product: RZ/T1)

AP4 is a standalone tool that automatically generates peripheral function control programs (device driver programs) based on settings entered by the user. The build tool (compiler) is selectable. This makes it possible to generate peripheral function control program code to match a specific build tool and enables interoperation with integrated development environments. (https://www.renesas.com/ap4)

The version of AP4 that is compatible with the RZ/T1 group can generate compatible source code for IAR Embedded Workbench® for Arm® from IAR Systems, Development Studio (DS- $5^{TM}$ ) from Arm®, and  $e^2$  studio (GNU Tools).





# **RZ Ecosystem Solutions from Partner Companies**





# Renesas Starter Kit+ for RZ/T2M

#### https://www.renesas.com/rskrzt2m

- The board is mounted with a dual-core RZ/T2M with a 320BGA package and can be used to evaluate almost all of the device's functions.
- Emulator circuit is mounted, can start program debugging by simply connecting USB cable to PC.
- Ordering number: RTK9RZT2M0S00000BE



- 320-pin RZ/T2M MPU (R9A07G075M24GBG)
- Gigabit Ethernet PHY
- Octal flash memory
- Pmod<sup>TM</sup>, Grove®, QWIIC®, and mikroBUS<sup>TM</sup> connectors
- Pin header for external expansion
- Includes a USB power cable that can also be used to connect an emulator.

# Renesas Starter Kit+ for RZ/T2L

#### www.renesas.com/rskrzt2l

- Emulator circuit is mounted, can start program debugging by simply connecting USB cable to PC.
- Ordering number: RTK9RZT2L0S00000BJ



- 196-pin RZ/T2L MPU (R9A07G074M04GBG)
- Gigabit Ethernet PHY
- Octal flash memory
- Pmod<sup>™</sup>, Grove®, QWIIC®, and mikroBUS<sup>™</sup> connectors
- Pin header for external expansion
- Includes a USB power cable that can also be used to connect an emulator.

# **RZ/T1-Starter-Kit-Plus**

#### https://www.renesas.com/RZT1-Starter-Kit-Plus


- The Renesas Starter Kit+ for RZ/T1 is the perfect starter kit for developers who are new to the RZ/T1.
- The kit includes an LCD display module, J-Link LITE debugging emulator, and e² studio integrated development environment so you can start evaluating the RZ/T1 immediately after opening the box.
- Ordering number: RTK7910018S01000BE



- RZ/T1 (R7S910018)
- QSPI FlashROM 64Mbyte
- SDRAM 64Mbyte × 2
- NOR Flash 64Mbyte × 2
- Rich interface
- Serial, USB, CAN
- Digilent Pmod I/F (PMOD connector)
- $\Delta \Sigma$  I/F (DSMI connector)
- Ethernet (10/100Base, EtherCAT) I/F etc.
- Audio codec
- Includes SEGGER's simple debug probe "J-Link LITE"
- Includes LCD for debugging

# **RZ/N Series**

# **RZ/N Series Roadmap**




## **RZ/N Series Features**

- 1. Provides optimized microcontrollers for a variety of industrial network applications
- 2. Integrated Ethernet switch and EtherCAT slave controller alongside support for major Industrial Ethernet protocols and TSN
- 3. Redundant network configuration reduces network downtime to zero

## 1. Provides optimized microcontrollers for a variety of industrial network applications

The RZ/N1 series lineup provides a choice of three CPU options and features the Renesas R-IN engine ("R-IN engine") and an on-chip 5-port Gigabit Ethernet switch, making it ideal for a variety of industrial network applications. Integrating the functionality of a communication CPU and key peripheral components helps reduce the BOM cost.

The RZ/N2L is optimized for the role of dedicated network companion chip, simplifying the task of adding network functionality to industrial equipment. Since it handles network-related processing independently of the external CPU, Industrial Ethernet support can be implemented without the need to make major changes to the existing application software.





## 2. Integrated Ethernet switch and EtherCAT slave controller alongside support for major Industrial Ethernet protocols and TSN

A wide range of Industrial Ethernet protocols are supported. Separating application processing and network processing allows for more efficient application control.



	CUSTOMER Application									
						CoE, EoE, FoE, SoE	Modbus/ RTU, ASCII <b>Modbus</b>	CAN Open		
	EtherCAT SSC EtherCAT.							SSC	PROFIBUS	Device Net
	Driver Ether CAT						Driver	Driver		
Gigabit Ether MAC, Gigabit TSN Switch Slave Controller						UART Controller	CAN Controller			
Ether PHY						RS-485 transceiver	CAN transceiver			

## 3. Redundant network configuration reduces network downtime to zero

Advanced redundant network configuration support helps eliminate network downtime.

- Redundant network connections: Parallel Redundancy Protocol (PRP)
- Looped network connections: HSR (High-availability Seamless Redundancy), DLR (Device Level Ring), RSTP (Rapid Spawning Trees)

# **RZ/N Series Application**



# **RZ/N2L Group**

#### CPU core

- Arm® Cortex®-R52
- Operating frequency: 400MHz/200MHz
- Single-precision/double-precision floating-point unit

- Tightly Coupled Memory: 128KB (w/ ECC) + 128KB (w/ ECC)
- 1.5MB on-chip RAM (with ECC)

#### Features


- TSN support
- 3-port Gigabit Ethernet switch
- EtherCAT slave controller
- Parallel host/serial host interface
- PWM timer
- △∑ interface
- ADC
- Trigonometric function unit
- CAN-FD
- USB2.0
- SPI, SCI, I<sup>2</sup>C
- xSPI

#### Safety functions

- Register write protection, input clock oscillation stop detection, and CRC
- Isolated peripheral function access via MPU

- 225-pin FBGA (13mm × 13mm, 0.8mm pitch)
- 121-pin FBGA (10mm × 10mm, 0.8mm pitch)
- Tj = -45°C to +125°C

#### ■ RZ/N2L Group block diagram



# **RZ/N2L Product Lineup**

Part Number		R9A07G084M08GBG	R9A07G084M04GBG	R9A07G084M08GBA	R9A07G084M04GBA	
CPU		Cortex®-R52 (Max 400MHz)				
Tightly Coupled Mei	nory	ATCM 128KB (w/ECC) / BTCM 128KB (w/ECC)				
RAM			1.5MB	(w/ECC)		
External bus		8, 1	6bit	Not Su	oported	
Heat I/E	Serial Host	OSPI	/QSPI	QS	SPI	
Host I/F	Parallel Host	8, 1	6bit	Not Su	oported	
Industrial Ethernet Protocol		EtherCAT®, PROFINET RT/IRT, EtherNet/IP™, TSN (IEC/IEEE 60802 Industrial Profile), CC-Link IE Field Basic, OPC UA over TSN				
Ether Port		3 ports		2 ports		
Motor Control Perip	herals	PWM Timer (MTU3, GPT), ADC*, ∑⊿ Interface, Trigonometric function unit				
Security		Supported	Not Supported	Supported	Not Supported	
Power		1.1V, 1.8V, 3.3V				
Operating Temperature		Tj = -40 to +125°C				
Package		FB	GA	FBGA		
Pin Count		225pin		121pin		
Package Information		13mm × 13mm, 0.8mm pitch		10mm × 10mm, 0.8mm pitch		



# **RZ/N1D Group**

#### CPU core

- Arm® Cortex®-A7 dual-core processor
- Operating frequency: 500MHz

#### Cache memory

- L1 I-cache: 16KB × 2, D-cache: 16KB × 2
- L2: 256KB

Internal memory

2MB (ECC)

- External memory
- DDR2/DDR3 controller
- Quad I/O SPI
- SDIO eMMC
- NAND flash controller

#### R-IN engine

- Arm® Cortex®-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- Ethernet accelerator

Main Ethernet communication functions

- EtherCAT slave controller
- Sercos® III slave controller
- HSR switch (400-pin)
- 5-port Ethernet switch

Other communication functions

- UART × 8 channels
- I<sup>2</sup>C × 2 channels
- USB Host/Function × 1 channel, Host 1 channel
- SPI  $\times$  6 channels (master  $\times$  4 channels, slave  $\times$  2 channels)
- CAN

#### Other functions

- LCD controller
- ADC: 12-bit × 8 channels × 2 units (400-pin)
- ADC: 12-bit × 8 channels × 1 unit (324-pin)
- PWM timer, GPT


#### Package

- 400-pin: LFBGA, 17 × 17mm, 0.8mm pin pitch
- 324-pin: LFBGA, 15 × 15mm, 0.8mm pin pitch


#### Operating temperature

■ Tj = -40°C to +110°C

#### ■ RZ/N1D Group block diagram



#### ■ Application example: Programmable logic controller block diagram



# **RZ/N1S Group**

#### CPU core

- Arm® Cortex®-A7 single-core processor
- Operating frequency: 500MHz

#### Cache memory

- L1 I-cache: 16KB, D-cache: 16KB
- L2: 128KB

Internal memory

- 6MB (ECC)
- External memory
- Quad I/O SPI
- SDIO eMMC
- NAND flash controller

## R-IN engine

- Arm® Cortex®-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- Ethernet accelerator

Main Ethernet communication functions

- EtherCAT slave controller
- Sercos® III slave controller
- 5-port Ethernet switch

Other communication functions

- UART × 8 channels
- $I^2C \times 2$  channels
- USB Host/Function × 1 channel, Host 1 channel
- $SPI \times 6$  channels (master  $\times 4$  channels, slave  $\times 2$  channels)
- CAN

#### Other functions

- LCD controller
- ADC: 12-bit × 8 channels × 1 unit
- PWM timer, GPT


#### Package

- 324-pin: LFBGA, 15 × 15mm, 0.8mm pin pitch
  196-pin: LFBGA, 12 × 12mm, 0.8mm pin pitch


#### Operating temperature

■ Tj = -40°C to +110°C

#### ■ RZ/N1S Group block diagram



#### Application example: Sensor Hub block diagram





# **RZ/N1L Group**

R-IN engine

- Arm® Cortex®-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- Ethernet accelerator

Internal memory

■ 6MB (ECC)

External memory

- Quad I/O SPI
- SDIO eMMC
- NAND flash controller

Main Ethernet communication functions

- EtherCAT slave controller
- Sercos® III slave controller
- GbE Ethernet switch

Other communication functions

- UART × 8 channels
- $I^2C \times 2$  channels
- USB Host/Function × 1 channel, Host 1 channel
- SPI  $\times$  6 channels (master  $\times$  4 channels, slave  $\times$  2 channels)
- CAN × 2 channels

Other functions

- LCD controller
- ADC: 12-bit × 8 channels × 1 unit
- PWM timer, GPT

Package

■ 196-pin: LFBGA, 12 × 12mm, 0.8mm pin pitch

Operating temperature

■ Tj = −40°C to +110°C

#### ■ RZ/N1L Group block diagram

- IL I L GIOUP BIOOK diagram					
System	Package 196-pin LFBGA 12mm × 12mm / 0.8mm pito				
2×16ch DMAC	196-pin LFBGA	. 12mm × 12mm	/ 0.8mm pitch		
JTAG		Memory			
Clock Generation Circuit	SRA	CC)			
Timers		R-IN Engine			
6 × 16-bit GPT	CPU Arm® Cortex®-M3				
2 × 32-bit GPT	125MHz				
× 2	MPU	Debug	NVIC		
16 × PWM out	HW	HW-RTOS Accelerator			
1 × WDT per CPU	Etl	hernet Accelerat	tor		
	EtherSwitch (2port + 1port) (QoS, Aging, EEE, Snooping, DLR, TDMA, Storm protection cut through, Jumbo frames)				
	EtherCAT Slave Controller				
	Sercos® III Slave Controller				

Interfaces					
8 × UART					
2 × I <sup>2</sup> C					
2 × CAN					
6 × SPI					
USB2.0 HS (Host/Func)					
Memory Interface					
Quad SPI					
NAND Flash I/F					
1 × SDIO/eMMC					

# RZ/N2L: Development Environments (Integrated Development Environments)

	iar	RENESAS		
Development environments	IAR Embedded Workbench® for Arm®	• e² studio*1  e² studio  e² studio		
Compilers	• IAR C/C++ compiler*2	• GNU tool*4		
Other tools	AP4 and FSP Smart Configurator code generation tools from Renesas can be used.	Code generation function available as a plug-in.		
ICEs	<ul> <li>I-jet™/I-jet Trace™ for Arm Cortex®-A/R/M</li> <li>JTAGjet-Trace</li> </ul>	<ul> <li>J-Link LITE from Segger</li> <li>J-Link series from Segger*5</li> </ul>		

- \*1. Eclipse-based development environment from Renesas (http://renesas.com/e2studio)
- \*2. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)
  \*3. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.
- \*4. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)
- \*5. Renesas does not handle ICEs from Segger. Contact a sales agent for details.

# **RZ/N2L**: Development Tools (Debuggers, ICEs)

	Kycto Microcomputer Co., Ltd.	Our insight, your value	LAUTERBACH DEVELOPMENT TOOLS
Debuggers	• PARTNER-Jet2	• microVIEW-PLUS	• TRACE32 PowerView
ICEs		• adviceLUNA II	TRACE32 PowerDebug & PowerTrace
Supported compilers	<ul> <li>exeGCC from Kyoto Microcomputer</li> <li>GNU tool*1</li> <li>Arm CC*2</li> <li>IAR C/C++ compiler,*3 etc.</li> </ul>	• Arm CC*2 • GNU tool,*1 etc.	• Arm CC*2 • GNU tool*1 • IAR C/C++ compiler*3 etc.

- \*1. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)
- \*2. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.
- \*3. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)

# Code Generation Support: Flexible Software Package (FSP) + Smart Configurator (SC)

The FSP includes everything you'll need to start developing software: board-dependent programs, peripheral function drivers, middleware, and documentation on how to use them.

Smart Configurator is a utility based on the concept of "combining software components freely." The intuitive GUI makes it easy to configure pins and FSP driver settings and to generate source code customized for your use case. It works together with integrated development environments such as IAR Embedded Workbench® for Arm from IAR Systems and e² studio.







## Renesas Starter Kit+ for RZ/N2L

#### https://www.renesas.com/rskrzn2l

- The board is mounted with a RZ/N2L with a 225BGA package and can be used to evaluate almost all of the device's functions.
- Emulator circuit is mounted, can start program debugging by simply connecting USB cable to PC.
- Ordering number: RTK9RZN2L0S00000BE



- 225-pin RZ/N2L MPU (R9A07G084M04GBG)
- Gigabit Ethernet PHY
- Octal flash memory
- Pmod<sup>TM</sup>, Grove®, QWIIC®, and mikroBUS<sup>TM</sup> connectors
- Pin header for external expansion
- Includes a USB power cable that can also be used to connect an emulator.

# **CONNECT IT! ETHERNET RZ/N**

#### https://www.renesas.com/RZN-YConnect-It

- CONNECT IT! ETHERNET RZ/N is the perfect solution kit for developers new to developing with the RZ/N1.
- The kit comes with not only an evaluation board, but also a JTAG emulator and various sample software.
- It is possible to evaluate master communication / slave communication of industrial networks.




- JTAG emulator
- IAR I-jet Lite (20-pin flat ribbon/USB cable)
- 2 USB cables
- Startup manuals
- Pin setting tool
- RZ/N Solution Kit DVD
  - User's manual
  - OS (Linux, ThreadX®(Evaluation version), HW-RTOS)
  - Software PLC Codesys
  - Protocol stacks





# **RZ Family Package Lineup**





- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the
- design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

  Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

  You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse
- Renesase Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
- "Standard": Computers; office equipment; communications equipment, use and measurement equipment, admort executive applications. Computers; office equipment (actionable, trains, ships, set.); traffic control (traffic lights, large-scale committed and experts), large-scale committed and experts (trained as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (prifficial life support devices or systems, surgical implantations; etc.), or may cause serious property damage (space system), undersea repeaters; nuclear power control systems, significant control systems, larger and an arrange of the systems, military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
- acidams any and all illaulity for any damages or losses incurred or you or any trinic parties arising from the use of any heneass electronics product that is inconsistent with any height products, Reneass Electronics and any electronics shall have except products, Reneass Electronics shall have assolutely not including but not limited to any unauthorized access to or use of a Reneass Electronics product as specified any unauthorized access to or use of a Reneass Electronics product as a Reneass Electronics shall have assolutely not including but not limited to any unauthorized access to or use of a Reneass Electronics product as a Reneass Electronic product a
- by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renessa Electronics data sheet or other Renessa Electronics data sheet or other Renessa Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renessa Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renessas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

  It is the responsibility of the buyer or distributor of Renessas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
   (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev 5.0-1. October 2020)

#### **SALES OFFICES**

Refer to "http://www.renesas.com/" for the latest and detailed information

# Renesas Electronics Corporation

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics America Inc. Milpitas Campus

#### 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A

Tel: +1-408-432-8888, Fax: +1-408-434-5351

# Renesas Electronics America Inc. San Jose Campus 6024 Silver Creek Valley Road, San Jose, CA 95138, USA

Tel: +1-408-284-8200 Fax: +1-408-284-2775

#### Renesas Electronics Canada Limited

603 March Road, Ottawa, ON K2K 2M5, Canada Tel: +1-613-595-6300, Fax: +1-613-595-6329

#### Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 101-T01, Floor 1, Building 7, Yard No. 7, 8th Street, Shangdi, Haidian District, Beijing 100085, China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai 200333, China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 3501-03, 35/F, One Kowloon, 1 Wang Yuen Street, Kowloon Bay, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

#### Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, #06-02 Singapore 339949

Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit No 3A-1 Level 3A Tower 8 UOA Business Park, No 1 Jalan Pengaturcara U1/51A, Seksyen U1, 40150 Shah Alam, Selangor, Malaysia Tel: +60-3-5022-1288, Fax: +60-3-5022-1290

#### Renesas Electronics India Pvt. Ltd.

Bagmane Tech Park, Municipal No. 66/1-4, Lakeview Block, Block B, Ground Floor, Krishnappa Garden, C V Raman Nagar, Bengaluru, Karnataka 560 093, India Tel: +91-80-67208700

#### Renesas Electronics Korea Co., Ltd.

7F, Hae-seong 2nd building, 508, Teheran-ro, Gangnam-gu, Seoul, Korea 06178 Tel: +82-2-558-3737, Fax: +82-2-558-5338