## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **H8SX Family**

## Write Data Buffer for Peripheral Modules

#### Introduction

Using the write data buffer function enables the parallel execution of writing to a peripheral module and on-chip memory or external access.

This application note describes an example of operation using the write data buffer function for peripheral modules.

### **Target Device**

H8SX/1663 Group

### **Preface**

Although the writing of this application note is in accord with the hardware manual for the H8SX/1663 Group, the program it covers can also be run on other H8SX-Family devices which have internal I/O registers equivalent to those of the target devices indicated above. However, since some functional modules may be changed with the addition of functionality etc., be sure to perform thorough evaluation by confirming the details with the hardware manual for the target device.

#### **Contents**

1.	Specifications	. 2
2.	Applicable Conditions	. 3
3.	Description of Module Used	. 4
4.	Principles of Operation	. 5
5.	Description of Software	. 7
6	Documents for Reference	16



### 1. Specifications

This sample program employs the write data buffer function for peripheral modules to execute writing to a peripheral module in parallel with reading from on-chip memory and then writing to an external memory-area. Writing to I/O port registers is performed in a peripheral-module write cycle, reading from on-chip RAM is performed as on-chip memory reading, and then writing to external SRAM is performed as writing to an external area.

In the sample application, writing to external SRAM involves access to an SRAM with byte control (byte-control SRAM) connected to area 2 of the external address space. Figure 1 shows an example of connection of the SRAM.




Figure 1 Example of Connection of an SRAM with Byte Control



### 2. Applicable Conditions

### **Table 1 Applicable Conditions**

Item	Description	
Operating frequency	Input clock	: 16 MHz
	System clock (I  )	: 32 MHz (input clock frequency × 2)
	Peripheral module clock (P <sub>0</sub> )	: 16 MHz (input clock frequency × 1)
	External bus clock (Βφ)	: 16 MHz (input clock frequency × 1)
Operating mode	Mode 6 (expansion mode with	on-chip ROM enabled)
	Setting of mode pins: MD2 = 1	$1, MD1 = 1, MD0 = 0, MD\_CLK = 0$
Development tool	High-performance Embedded	Workshop Ver.4.04.01
C/C++ compiler	H8S, H8/300 SERIES C/C++	Compiler Ver.6.02.00
	(from Renesas Technology Co	orp.)
	Option settings	
	-cpu=h8sxa:24:md, -code=ma	chinecode, -optimize=1, -regparam=3,
	-speed=(register,shift,struct,ex	xpression)
Optimizing linkage editor	Optimizing Linkage Editor Ver	:9.03.00
	orp.)	
	00, B/0FF2000	

### Table 2 Specifications of Byte-Control SRAM

Item	Description
Product name	R1LV1616RSD-7SR
	(from Renesas Technology Corp.)
Configuration	1 M × 16-bit words
Capacity	16 Mbits



### 3. Description of Module Used

### 3.1 Write Data Buffer Function for Peripheral Modules

The H8SX/1663 MCU has a write data buffer function for peripheral modules. This function enables the parallel execution of writing to peripheral modules and on-chip memory or external access. The write data buffer function for peripheral modules is enabled by setting the PWDBE bit in BCR2 to 1 and is available for use with the peripheral modules indicated below.

- Registers (other than PFCRs) for I/O ports
- 16-bit timer pulse unit (TPU)
- Programmable pulse generator (PPG)
- 8-bit timers (TMR)
- Serial communications interface (SCI)
- USB function module (USB)
- A/D converter
- D/A converter



### 4. Principles of Operation

This section describes the timing of operations with and without use of the write data buffer function for peripheral modules.

1. Timing when the write data buffer function for peripheral modules is not in use
Figure 2 shows an example of the timing of operations when the write data buffer function for peripheral modules is
not in use. When the PWDBE bit in BCR2 is set to 0, the write data buffer function for peripheral modules is
disabled. In this case, reading from on-chip RAM and writing to external SRAM are executed at the end of the cycle
of writing to the internal I/O registers




Figure 2 Example of Timing of Operations with the Write Data Buffer Function for Peripheral Modules not in Use (PWDBE = 0)



2. Timing when the write data buffer function for peripheral modules is in use
Figure 3 shows an example of the timing of operations when the write data buffer function for peripheral modules is
in use. When the PWDBE bit in BCR2 is set to 1, the write data buffer function for peripheral modules is enabled.
In this case, writing to the I/O port register is the only operation being executed over the first two clock cycles, but
reading from on-chip RAM and then writing to external SRAM are executed in parallel with this from the next
clock cycle.




Figure 3 Example of Timing of Operations with the Write Data Buffer Function for Peripheral Modules in Use (PWDBE = 1)



### 5. Description of Software

### 5.1 Vector Table

Table 3 Vector Table for Interrupt Exception Handling

Exception Handling Source	Vector Number	Address in Vector Table	Destination Interrupt Processing Function
Reset	0	H'000000	init

### 5.2 List of Functions

### Table 4 List of Functions in File main.c

<b>Function Name</b>	Description				
init	Initialization routine				
	Releases the module from the module stop mode, configures the clocks and calls the main function.				
main	Main routine				
	Calls the BscInit function and makes the setting for the write data buffer function for peripheral modules.				
BscInit	Area 2 (byte-control SRAM area) initialization				
	Sets a byte-control SRAM interface for area 2.				

### 5.3 RAM Usage

### Table 5 RAM Usage

Туре	Name of Variable	Description	Used in Function
unsigned char	area2	User variable (byte-control SRAM	main
		area)	
unsigned char	buf	User variable (on-chip RAM area)	main

### 5.4 Macro Definition

### **Table 6 Macro Definition**

Identifier	Description	Used in Function
PGM_SELECT	Selection of program execution state	main
	PGM_SELECT = 0: The PWDBE bit in BCR2 is set to 0.	
	PGM_SELECT = 1: The PWDBE bit in BCR2 is set to 1.	



### 5.5 Description of Functions

### 5.5.1 Function init

1. Functional overview

Initialization routine releases the module from module stop mode, configures the clocks, and calls the main function.

2. Arguments

None

3. Return value

None

4. Description of internal register usage

Usage of internal registers in this function of the sample task is described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Mo	ode control regist	er (MDCR)		Number of bits: 16 Address: H'FFFDC0
Bit	Bit Name	Setting	R/W	Description
15	MDS7	Undefined*	R	Indicates the value set by a mode pin (MD3).
				When MDCR is read, the input level on the MD3 pin is
				latched. This latching is released by a reset.
11	MDS3	Undefined*	R	Mode Select 3 to 0
10	MDS2	Undefined*	R	These bits indicate the operating mode selected by mode
9	MDS1	Undefined*	R	pins (MD2 to MD0; see table 7). When MDCR is read, the
8	MDS0	Undefined*	R	signal levels input on pins MD2 to MD0 are latched into these bits. The latches are released by a reset.

Note: \* Determined by the settings on pins MD3 to MD0.

Table 7 Values of Bits MDS3 to MDS0

MCU	Pins						
Operating Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	MDS0
2	0	1	0	1	1	0	0
4	1	0	0	0	0	1	0
5	1	0	1	0	0	0	1
6	1	1	0	0	1	0	1
7	1	1	1	0	1	0	0

<ul> <li>System clock control register (SCKCR)</li> </ul>			R)	Number of bits: 16 Address: H'FFFDC4		
Bit	Bit Name	Setting	R/W	Description		
10	ICK2	0	R/W	System Clock (Iφ) Select		
9	ICK1	0	R/W	These bits select the frequency of the system clock		
8	ICK0	1	R/W	provided to the CPU, DMAC, and DTC.		
				001: Input clock × 2		
6	PCK2	0	R/W	Peripheral Module Clock (Pφ) Select		
5	PCK1	1	R/W	These bits select the frequency of the peripheral module		
4	PCK0	0	R/W	clock.		
				010: Input clock × 1		
2	BCK2	0	R/W	External Bus Clock (Βφ) Select		
1	BCK1	1	R/W	These bits select the frequency of the external bus clock.		
0	BCK0	0	R/W	010: Input clock × 1		

# H8SX Family Write Data Buffer for Peripheral Modules

• MSTPCRA, MSTPCRB and MSTPCRC control the module stop mode. Setting a bit to 1 makes the corresponding module enter the module stop state, while clearing the bit to 0 releases the module from module stop mode.


<ul> <li>Module stop control register A (MSTPCRA)</li> </ul>				Number of bits: 16 Address: H'FFFDC8
Bit	Bit Name	Setting	R/W	Description
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				This bit enables/disables all-module-clock-stop mode for reducing current drawn by stopping operation of the bus controller and I/O ports when the CPU executes the SLEEP instruction after the module stop state has been set for all of the on-chip peripheral modules controlled by MSTPCR.
				0: All-module-clock-stop mode disabled
				1: All-module-clock-stop mode enabled
13	MSTPA13	1	R/W	DMA controller (DMAC)
12	MSTPA12	1	R/W	Data transfer controller (DTC)
9	MSTPA9	1	R/W	8-bit timer unit (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer unit (TMR_1 and TMR_0)
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)
3	MSTPA3	1	R/W	A/D converter (unit 0)
0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)

<ul> <li>Mo</li> </ul>	dule stop control re	egister B (MST	PCRB)	Number of bits: 16 Address: H'FFFDCA
Bit	Bit Name	Setting	R/W	Description
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)
12	MSTPB12	1	R/W	Serial communications interface_4 (SCI_4)
10	MSTPB10	1	R/W	Serial communications interface_2 (SCI_2)
9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)
8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I <sup>2</sup> C bus Interface_1 (IIC_1)
6	MSTPB6	1	R/W	I <sup>2</sup> C bus Interface_0 (IIC_0)

<ul> <li>Module stop control register C (MSTPCRC)</li> </ul>			PCRC)	Number of bits: 16 Address: H'FFFDCC
Bit	Bit Name	Setting	R/W	Description
15	MSTPC15	1	R/W	Serial communications interface_5 (SCI_5), (IrDA)
14	MSTPC14	1	R/W	Serial communications interface_6 (SCI_6)
13	MSTPC13	1	R/W	8-bit timer unit (TMR_4, TMR_5)
12	MSTPC12	1	R/W	8-bit timer unit (TMR_6, TMR_7)
11	MSTPC11	1	R/W	Universal serial bus interface (USB)
10	MSTPC10	1	R/W	Cyclic redundancy check
4	MSTPC4	0	R/W	On-chip RAM_4 (H'FF2000 to H'FF3FFF)
3	MSTPC3	0	R/W	On-chip RAM_3 (H'FF4000 to H'FF5FFF)
2	MSTPC2	0	R/W	On-chip RAM_2 (H'FF6000 to H'FF7FFF)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF8000 to H'FF9FFF)
0	MSTPC0	0	R/W	On-chip RAM_0 (H'FFA000 to H'FFBFFF)



#### 5. Flowchart





#### 5.5.2 **Function main**

1. Functional overview

Main routine calls function BscInit and makes the setting for the write data buffer for peripheral modules.

2. Arguments

None

3. Return value

None

4. Description of internal register usage

Usage of internal registers in this function of the sample task is described below. Note that the settings shown below are not the initial values but the values used in this sample task.

Port M data direction register (PMDDR)

Number of bits: 8

Address: H'FFEE50

Function: Sets pin PM4 as an output pin.

Setting: H'10

<ul> <li>Port M data register (PMDR)</li> </ul>		N <sup>-</sup>	umber of bits: 8	Address: H'FFEE51	
Bit	Bit Name	Setting	R/W	Description	
4	PM4DR	0/1	R/W	0: The value 0 (lov	v level) is output on pin PM4.
				1: The value 1 (high	gh level) is output on pin PM4.

Port 1 data direction register (P1DDR)

Number of bits: 8

Address: H'FFFB80

Function: Sets pin P17 to P10 as an output pin.

Setting: H'FF


Number of bits: 16 • Bus control register 2 (BCR2) Address: H'FFFD94 R/W **Bit Name** Setting Description Bit 0 **PWDBE** 0/1 R/W Peripheral Module Write Data Buffer Enable

Specifies whether or not the write data buffer function is used in cycles of writing to peripheral modules.

- 0: This setting corresponds to PGM SELECT = 0. The write data buffer function is not in use.
- 1: This setting corresponds to PGM SELECT = 1. The write data buffer function is in use.



#### 5. Flowchart





#### 5.5.3 Function BscInit

1. Functional overview

The Bsclnit function initializes area 2 (byte-control SRAM area) and sets a byte-control SRAM interface for area 2.

2. Arguments

None

3. Return value

None

4. Description of internal register usage

Usage of internal registers in this sample task is described below. Note that the settings shown below are not the initial values but the values used in this sample task.

• Port D data direction register (PDDDR)

Number of bits: 8

Address: H'FFFB8C

Function: Sets pins PD7 to PD1 as output pins for address output.

Value: H'FF

• Port E data direction register (PEDDR)

Number of bits: 8

Address: H'FFFB8D

Function: Sets pins PE7 to PE0 as output pins for address output.

Value: H'FF

• Port F data direction register (PFDDR)

Number of bits: 8

Address: H'FFFB8E

Function: Sets pins PF4 to PF0 as output pins for address output.

Value: H'1F

• Port function control register 0 (PFCR0)

Port function control register 2 (PFCR2)

Number of bits: 8

Address: H'FFFBC0

Address: H'FFFBC2

Bit	Bit Name	Setting	Description
7	CS7E	Undefined	CS7 to CS0 Enable
6	CS6E	Undefined	These bits select enabling or disabling of the corresponding CSn
5	CS5E	Undefined	output pins.
4	CS4E	Undefined	0: Setting for an I/O port pin
3	CS3E	Undefined	1: Setting for a $\overline{CSn}$ output pin (n = 7 to 0)
2	CS2E	1	
1	CS1E	Undefined	
0	CS0E	Undefined	

Bit	Bit Name	Setting	Description
6	CS2S	0	CS2 Output Pin Select
			0: Specifies pin PB2 as CS2-A output pin
			1: Specifies pin PB1 as CS2-B output pin
3	RDWRS	0	RD/WR Output Pin Select
			0: Specifies pin PA1 as RD/WR-A output pin
			1: Specifies pin PB6 as RD/WR-B output pin
2	RDWRE	1	RD/WR Output Enable
			0: Output of RD/WR is disabled.
			1: Output of RD/WR is enabled.

Number of bits: 8



# H8SX Family Write Data Buffer for Peripheral Modules

• Por	• Port function control register 4 (PFCR4		R4) Number of bits: 8	Address: H'FFFBC4			
Bit	Bit Name	Setting	Description				
4	A20E	1	Address A20 Enable				
			0: Disables the A20 output				
			1: Enables the A20 output				
3	A19E	1	Address A19 Enable				
			0: Disables the A19 output				
			1: Enables the A19 output				
2	A18E	1	Address A18 Enable				
			0: Disables the A18 output				
			1: Enables the A18 output				
1	A17E	1	Address A17 Enable				
			0: Disables the A17 output				
			1: Enables the A17 output				
0	A16E	1	Address A16 Enable				
			0: Disables the A16 output				
			1: Enables the A16 output				

<ul> <li>Por</li> </ul>	t function control r	egister 6 (PFCF	R6) Number of bits: 8	Address: H'FFFBC6
Bit	Bit Name	Setting	Description	
6	LHWROE	1	LHWR Output Enable	
			0: Sets PA4 as an I/O port pin	
			1: Sets PF4 as the LHWR outp	out pin

• Bus width control register (ABWCR) Number of bits: 16 Address: H'FFFD84

Function: Sets areas 7 to 0 as spaces for 16-bit access.

Value: H'00FF

• Access cycle-control register (ASTCR) Number of bits: 16 Address: H'FFFD86

Function: Sets areas 7 to 0 as spaces for access in three clock cycles (states).

Value: H'FF00

• Wait control register B (WTCRB) Number of bits: 16 Address: H'FFFD8A

Function: Sets the number of programmed clock cycles of waiting (wait states). Seven clock cycles are inserted for


access to area 2. Value: H'0700

• SRAM mode control register (SRAMCR) Number of bits: 16 Address: H'FFFD98

Bit	Bit Name	Setting	Description
10	BCSEL2	1	This bit selects the bus interface for the corresponding area.
			0: Area n is a basic bus interface
			1: Area n is a byte-control SRAM interface



### 5. Flowchart





### 6. Documents for Reference

Hardware Manual
 H8SX/1663 Group Hardware Manual
 The most up-to-date version of this document is available on the Renesas Technology Website.

• Technical News/Technical Update

The most up-to-date version of this document is available on the Renesas Technology Website.



### **Website and Support**

Renesas Technology Website <a href="http://www.renesas.com/">http://www.renesas.com/</a>

Inquiries

http://www.renesas.com/inquiry csc@renesas.com

### **Revision Record**

		Descript	ion	
Rev.	Date	Page	Summary	
1.00	Sep.19.08	_	First edition issued	

All trademarks and registered trademarks are the property of their respective owners.



### Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

© 2008. Renesas Technology Corp., All rights reserved.