

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

APPLICATION NOTE

Using Timer V Output to Drive a Buzzer

Introduction

The timer V output function is used to output, from the timer V output pin (TOMV), two-kHz pulses for switch-enabled driving of a buzzer.

Target Device

H8/300H Tiny Series H8/3664

Contents

1. Specifications	3
2. Functional Description	4
3. Principles of Operation.....	7
4. Software Description.....	8
4.1 Module	8
4.2 Arguments.....	8
4.3 Internal Registers Used	8
4.4 RAM Usage	10
5. Flowchart.....	11
6. Program Listing.....	12

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Copyright © Hitachi, Ltd., 2003. All rights reserved.

1. Specifications

1. The timer V output function is used to output, from the timer V output pin (TOMV), two-kHz pulses for switch-enabled driving of a buzzer.
2. Figure 1.1 shows the hardware configuration for connection of the timer V output to the buzzer. Turning on the switch sounds the buzzer.




Figure 1.1 Hardware Configuration

3. In this sample task, the H8/3664's operating voltage is 5.0 V and the frequency of oscillation of its system clock is 16 MHz.

2. Functional Description

1. In this sample task, driving of an output by the timer V compare-match function produces the 2-kHz pulses for the buzzer. Figure 2.1 shows the functional blocks used in the task. Table 2.1 describes the elements used and how they are specifically applied in this example.




Figure 2.1 Using Timer V Compare-Match Signals to Drive an Output

Table 2.1 Function Assignment

Function	Function Assignment
TCORA	The TCORA value is constantly compared with the TCNTV value; when the values match, a compare-match A signal is generated. In this sample task, the signal is generated every 500 μ s to set the timer V pulse-output period.
TCORB	The TCORB value is constantly compared with the TCNTV value; when the values match, a compare-match B signal is generated. In this sample task, the compare-match B signal B is generated 250 μ s after the start of counting, to set the low-level period for the timer V output.
TCNTV	TCNTV selects the input clock signal and the signal condition to be counted, according to the combination of the values of CKS2 to CKS0 in the 8-bit counter control register TCRV0 and ICKS0 in TCRV1. The condition for clearing TCNTV is selected by the CCLR1 and CCLR0 bits of TCRV0.
TCSRv	TCSRv holds the status flags and controls the output on the TMOV pin for the respective compare-match signals. In this sample task, the compare-match B signal sets the output on the TMOV pin to 1 and the compare-match A signal sets the output on the TMOV pin to 0.
TCRV0	Settings in TCRV0 disable the applicable interrupt requests, and, in combination with the ICKS0 bit in TCRV1, the input clock signal for TCNTV and condition for the clearing of TCNTV. In this sample task, the internal clock $\phi/32$ is selected as the input clock signal, with counting of the falling edge, and the compare-match A signal is selected as the TCNTV-clearing condition. All timer V interrupt requests are masked in this example.
TCRV1	Settings in TCRV1 disable TRGV input and select the input clock signal TCNTV. In this sample task, the internal clock $\phi/32$ is selected as the input clock signal for TCNTV and the falling edge is selected as the condition to be counted; this is done in combination with the CKS2 to CKS0 values in TCRV0. Note that the TRGV input pin is not used in this task example.
TMOV	The TMOV pin outputs the timer V waveform. In this sample task, the value 1 is output on the TMOV pin by the active compare-match B signal, and the value 0 is output on the TMOV pin by the active compare-match A signal
PSS	This 13-bit counter receives the system clock signal (ϕ). The frequency-divided output from PSS is supplied to the on-chip peripheral modules as the internal clock signal. In this sample task, the system clock signal frequency-divided by 32 is supplied to TCNTV.

2. Figure 2.2 shows how the overall and low-level periods of the output waveform on the TMOV pin are set.




Figure 2.2 Setting of the Overall and Low-Level Periods for the TMOV-Pin Output Waveform

3. Principles of Operation

1. Figure 3.1 shows the principle of operation for the TMOV-pin output. As the figure shows, pulses are output at 2 kHz from the pin through a combination of hardware and software processing.




Figure 3.1 Operational Principle for TMOV Pin Output

2. Figure 3.2 shows the principle of operation for the buzzer-driving output. As shown in figure 3.2, turning on the switch enables the tri-state output inverter driver (HD74LS240) and produces a 2-kHz sound from the buzzer.




Figure 3.2 Operational Principle for Buzzer Output

4. Software Description

4.1 Module

Table 4.1 describes the single module of this task.

Table 4.1 Module descriptions

Module Name	Label Name	Function
Main routine	main	Initializes timer V and enables the applicable interrupt requests.

4.2 Arguments

No arguments are used in this task example.

4.3 Internal Registers Used

Table 4.2 describes the usage of internal registers in this task example.

Table 4.2 Internal Registers Used

Register Name	Function	Address	Setting
TCRV0	Timer control register V0: Selects the input clock signal and clearing condition for TCNTV, and enables/disables the applicable interrupt requests.	H'FFA0	H'0A
CMIEB	Compare match interrupt enable B: When CMIEB = 0, interrupt requests from CMFB in TCSR V are disabled.	Bit 7	0
CMIEA	Compare match interrupt enable A: When CMIEA = 0, interrupt requests from CMFA in TCSR V are disabled.	Bit 6	0
OVIE	Timer overflow interrupt enable: When OVIE = 0, interrupt requests from OVF in TCSR V are disabled.	Bit 5	0
CCLR1	Counter clear 1 and 0:	Bit 4	0
CCLR0	Selects the condition for clearing of TCNTV. When CCLR1 = 0 and CCLR0 = 1, TCNTV is cleared on a match with the compare-match A value.	Bit 3	1
CKS2	Clock select 2 to 0:	Bit 2	0
CKS1	In combination with the ICKS0 value in TCRV1, selects the input clock	Bit 1	1
CKS0	signal for and condition to be counted by TCNTV. When CKS2 = 0, CKS1 = 1, CKS0 = 0, and ICKS0 = 1, TCNTV is incremented on falling edges of the internal clock signal $\phi/32$.	Bit 0	0

Table 4.2 Internal Registers Used (ctd.)

Register Name	Function	Address	Setting
TCSR	Timer control/status register V: Holds status flags and controls output in response to the compare-match signals.	H'FFA1	H'19
CMFB	Compare match flag B: When the TCNTV and TCORB values match, CMFB is set to 1.	Bit 7	0
CMFA	Compare match flag A: When the TCNTV and TCORA values match, CMFA is set to 1.	Bit 6	0
OVF	Timer overflow flag: When the TCNTV value overflows, OVF is set to 1.	Bit 5	0
OS3	Output select 3 and 2:	Bit 3	1
OS2	Selects the level placed on the TMOV pin by activation of the compare-match B signal. OS3 = 1 and OS2 = 0 select the high level.	Bit 2	0
OS1	Output select 1 and 0:	Bit 1	0
OS0	Selects the level placed on the TMOV pin by activation of the compare-match A signal. OS1 = 0 and OS0 = 1 select the low level.	Bit 0	1
TCORA	Time constant register A: The TCORA value is constantly compared with the TCNTV value; when the values match, the compare-match A signal becomes active.	H'FFA2	H'FA
TCORB	Time constant register B: The TCORB value is constantly compared with the TCNTV value; when the values match, the compare-match B signal becomes active.	H'FFA3	H'7D
TCNTV	Timer counter V: An 8-bit up-counter, here incremented by the system clock signal frequency-divided by 32 and cleared by the compare-match A signal.	H'FFA4	H'00


Table 4.2 Internal Registers Used (ctd.)

Register Name	Function	Address	Setting
TCRV1	Timer control register V1: Selects the valid TRGV pin edge, enables/disables TRGV input, and selects the input clock signal for TCNTV.	H'FFA5	H'E3
TVEG1	TRGV input edge select 1 and 0:	Bit 4	0
TVEG0	Selects the valid TRGV pin input edge. TVEG1 = 0 and TVEG0 = 0 disable the trigger input from the TRGV pin.	Bit 3	0
TRGE	TRGV input enable: Enables/disables incrementing of TCNTV on input of the edge/edges selected by TVEG1 and TVEG0. TRGE = 0 disables starting and stopping of TCNTV incrementation on TRGV pin input and clearing of TCNTV by the compare-match signal, respectively.	Bit 2	0
ICKS0	Internal clock select 0: In combination with the CKS2 to CKS0 values in TCRV0, selects the input clock signal and the condition for counting by TCNTV. When CKS2 = 0, CKS1 = 1, CKS0 = 0, and ICKS0 = 1, TCNTV is incremented on falling edges of the internal clock signal $\phi/32$.	Bit 0	1

4.4 RAM Usage

No RAM is used in this task example.

5. Flowchart



6. Program Listing

INIT.SRC (program listing)

```

        .EXPORT  _INIT
        .IMPORT  _main
;
        .SECTION      P, CODE
__INIT:
        MOV.W   #H'FF80,R7
        LDC.B   #B'10000000,CCR
        JMP     @_main
;
        .END

/* H8/300H Tiny Series -H8/3664- Application Note      */
/* Advanced 1                                          */
/* ~ Driving of a Buzzer by Timer V Output           */

#include <machine.h>

/* Symbol definition                                  */
#define TCRV0 *(volatile unsigned char *)0xFFA0      /* Timer control register V0          */
#define TCSR0 *(volatile unsigned char *)0xFFA1      /* Timer control/status register V    */
#define TCORA *(volatile unsigned char *)0xFFA2      /* Time constant register A          */
#define TCORB *(volatile unsigned char *)0xFFA3      /* Time constant register B          */
#define TCNTV *(volatile unsigned char *)0xFFA4      /* Timer counter V                    */
#define TCRV1 *(volatile unsigned char *)0xFFA5      /* Timer control register V1          */

/* Function definition                                */
extern void INIT(void);                               /* Set stack pointer                  */
void main(void);                                     /* Main routine                       */

/* Vector address */
#pragma section V1                                   /* Vector-setting section            */
void (*const VEC_TBL1[])(void) = {
    INIT                                             /* H'0000 Reset vector              */
};
#pragma section                                     /* P                                  */
/* Main program                                     */
void main(void)
{

```

```
    set_imask_ccr(1);                /* CCR I-bit = 1                */

    TCRV0 = 0x0a;                    /* Initialize Timer V          */
    TCRV1 = 0xe3;
    TCSR0 = 0x19;
    TCORA = 0xfa;                    /* Compare match A period = 500us */
    TCORB = 0x7d;                    /* Compare match B period = 250us */
    TCNTV = 0x00;

    set_imask_ccr(0);                /* CCR I-bit = 0                */

    while(1);
}
```

Link addresses:

Section Name	Address
CV1	H'0000
P	H'0100

