

RL78/G10

Timer Array Unit (PWM Output)

Introduction

This application note describes the PWM output function of the timer array unit (TAU). This unit changes the PWM output duty ratio and inverts the LED indication at 500 ms intervals.

Target Device

RL78/G10

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



Contents

1. S	Specifications	.3	
2. C	Operation Check Conditions	.5	
3. R	Related Application Note	.5	
4. D	Description of the Hardware	.6	
4.1	Hardware Configuration Example	. 6	
4.2	List of Pins to be Used	. 6	
5. D	Description of the Software	.7	
5.1	Operation Outline	. 7	
5.2	List of Option Byte Settings	. 8	
5.3	List of Constant	. 8	
5.4	List of Variables	. 8	
5.5	List of Functions (Subroutines)	. 8	
5.6	Function (Subroutine) Specifications	. 9	
5.7	Flowcharts	10	
5.7	7.1 CPU Initialization Function	11	
5.7	7.2 I/O Port Setup	12	
5.7	7.3 Clock Generation Circuit Setup	13	
5.7	7.4 Timer Array Unit Setup	14	
5.7	7.5 Main Processing	29	
5.7	7.6 Timer Array Unit Startup	30	
5.7	7.7 INTTM0 Interrupt Processing	33	
6. S	Sample Code	34	
7. D	7. Documents for Reference		



1. Specifications

This application note describes the PWM output function which is realized using channel 0 as the master and channel 1 as the slave in simultaneous channel operation mode. The brightness of the LEDs is controlled by connecting the PWM output to LED2 (for PWM output). Timing signals with fixed cycle time (500 ms) are created by counting the number of timer interrupts (INTTM00) generated by channel 0. Using these timing signals, the duty ratio of the PWM output is changed and the output of LED1 (for updating) is inverted.

Table 1.1 shows the required peripheral function and its use. Figure 1.1 presents an overview of the PWM output operation. Table 1.2 shows the relation between PWM output duty ratios and LED brightnesses. Figure 1.2 is a simplified timing chart which summarizes the PWM output operation.

Table 1.1	Required Peripheral Function and Its Use

Peripheral function	Use
Timer array unit 0	This unit is used to realize the PWM function by operating channel 0 and channel 1 together and deliver a PWM output from the TO01 pin.




Figure 1.1 Overview of PWM Output Operation

Table 1.2 Relation between PWM Output Duty Ratios and LED Brightnesses

Duty ratio	LED2 brightness
10%	90%
30%	70%
50%	50%
70%	30%
90%	10%






Figure 1.2 Simplified Timing Chart for PWM Output Operation



2. Operation Check Conditions

The sample code described in this application note has been checked under the conditions listed in the table below.

Table 2.1	Operation Check Conditions
-----------	-----------------------------------

Item	Description
Microcontroller used	RL78/G10 (R5F10Y16ASP)
Operating frequency	High-speed on-chip oscillator (HOCO) clock: 20 MHz
	CPU/peripheral hardware clock: 20 MHz
Operating voltage	5.0 V (can run at a voltage range of 2.9 V to 5.5 V.)
	SPOR detection voltage:
	When reset occurs: $V_{DD} < 2.84 \text{ V}$
	When reset is released: $V_{DD} \ge 2.90 \text{ V}$
Integrated development environment (CubeSuite+)	CubeSuite + E1.03.00k01_RL78_G10 from Renesas Electronics Corp.
Assembler (CubeSuite+)	RA78K0R V1.70 from Renesas Electronics Corp.
Integrated development	e2studio V2.0.0.16 from Renesas Electronics Corp.
environment (e2studio)	
Assembler (e2studio)	KPIT GNURL78-ELF Toolchain V13.02 from Renesas Electronics Corp.
Board to be used	RL78/G10 target board (QB-R5F10Y16-TB)

3. Related Application Note

The application notes that are related to this application note are listed below for reference.

• RL78/G10 Initialization (R01AN1454E) Application Note



4. Description of the Hardware

4.1 Hardware Configuration Example

Figure 4.1 shows an example of the hardware configuration used for this application note.




Figure 4.1 Hardware Configuration

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).
 - 2. V_{DD} must be held at not lower than the reset release voltage (V_{SPOR}) that is specified as SPOR.

4.2 List of Pins to be Used

Table 4.1 lists the pins to be used and their functions.

 Table 4.1
 Pins to be Used and Their Functions

Pin Name	I/O	Description
P04/TO01	Output	PWM output port
P00	Output	Output port for LED1 indications



5. Description of the Software

5.1 Operation Outline

The sample program covered in this application note implements PWM by operating channel 0 and channel 1 together, and delivers a PWM output from P04/TO01.

Also, this program detects 250 timer interrupts (INTTM00) with 2-ms cycle time which are generated by channel 0. Then, it changes the PWM output duty ratio and inverts the LED indication at 500 ms intervals.

(1) Initialize the TAU.

<Conditions for setting>

- Set the P04/TO01 pin to a PWM output.
- Set TAU0 channel 0 to 2-ms cycle interval timer mode. Note 1
- Set TAU0 channel 1 to one-count mode.
- Initialize the duty ratio of the PWM output to 10 %. Note 2
- Use timer interrupts (INTTM00) from timer channel 0.
- (2) Operation starts when both the operation enable trigger bits for TAU0 channel 0 and channel 1 are set to 1 simultaneously. The sample program executes a HALT instruction to wait for a timer interrupt (INTTM00) from channel 0.
- (3) After the start of timer operation, channel 0 generates a timer interrupt (INTTM00) at 2 ms intervals.
- (4) When the HALT mode is canceled by a timer interrupt (INTTM00) from channel 0, the sample program starts counting the number of INTTM00 interrupts generated. After channel 0 has generated 250 timer interrupts (i.e., after 500 ms), the sample program updates the channel 1 count value and changes the duty ratio. This duty ratio is increased from 10% to 90% (10% → 30% → 50% → 70% → 90%). It is incremented by 20% each time the number of channel 0 timer interrupts (INTTM00) generated reaches 250 ^{Note 3}. (Thus, it is incremented at 500 ms intervals) It is reset to 10% after the duty ratio to be set next exceeds 100%. ^{Note 2}
- (5) After processing timer interrupts (INTTM00) from channel 0, the sample program executes another HALT instruction and waits for the next timer interrupt (INTTM00) from channel 0.
- Notes: 1. Constant INTERVAL is defined as 2 (ms) at initial setting (r_init.asm).
 - 2. Constant INITIAL is defined as 10 (%) at initial setting (r_init.asm).
 - 3. Constant INCREMENT is defined as 20 (%) at initial setting (r_init.asm).



5.2 List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

Table 5.1 Option Byte Settings

Address	Value	Description
000C0H	11101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset state.)
000C1H	11110111B	SPOR detection voltage
		When reset occurs: $V_{DD} < 2.84 \text{ V}$
		When reset is released: $V_{DD} \ge 2.90 \text{ V}$
000C2H	11111001B	HS mode, HOCO: 20 MHz
000C3H	10000101B	Enables the on-chip debugger.

5.3 List of Constants

Table 5.2 lists the constants that are used in this sample program.

Table 5.2 Constants for the Sample Program

Constant	Setting	Description
INTERVAL	2	Cycle of PWM output in units of ms
INITIAL	10	Duty ratio of PWM in units of percent
INCREMENT	20	Increment in duty ratio of PWM in units of percent
PERIOD	20000 * INTERVAL	Number of clocks corresponding to duty ratio of PWM
INCDATA	(PERIOD / 100) * INCREMENT	Number of clocks corresponding to increment in duty ratio of PWM
INITDATA	(PERIOD / 100) * INITIAL	TDR01 setting for a 10% duty ratio

5.4 List of Variables

Table 5.3 lists the variables that are used in this sample program.

Table 5.3 Variables for the Sample Program

Variable Name	Outline
RTMCNT	Used to detect an elapse of 500 ms by counting occurrence of INTTM00 at an
	interval of 2 ms

5.5 List of Functions (Subroutines)

Table 5.4 lists the functions (subroutines) that are used in this sample program.

Table 5.4Functions (Subroutines)

Function	Outline
SSTARTPWM	Timer array unit start processing
INTTM00	TAU0 channel 0 timer interrupt processing



5.6 Function (Subroutine) Specifications

This section describes the specifications for the functions that are used in this sample program.

[Function Name] SSTARTPWM			
Synopsis	TAU0 channel 0 start processing		
Explanation	This function starts count operation of channels 0 and 1 and unmasks TAU0 channel 0 interrupts.		
Arguments	None		
Return value	None		
Remarks	None		


[Function Name] INTTM00


<u>.</u>							
Synopsis	Channel 0 timer interrupt processing						
Explanation	This function counts the number of INTTM00 interrupts generated. Each time the count reaches 250, it updates the duty ratio of a PWM output. (Thus, it updates the duty ratio at 500-ms intervals)						
Arguments	None						
Return value	None						
Remarks	None						



5.7 Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.







5.7.1 CPU Initialization Function

Figure 5.2 shows the flowchart for the CPU initialization function.




Figure 5.2 CPU Initialization Function



5.7.2 I/O Port Setup

Figure 5.3 shows the flowchart for setting up the I/O ports.




Figure 5.3 I/O Port Setup

- Note: Refer to the section entitled "Flowcharts" in RL78/G10 Initialization Application Note (R01AN1454E) for the configuration of the unused ports.
- Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to V_{DD} or V_{SS} via a separate resistor.

Setting up the LED pin to indicate updating of the duty ratio

• Port mode register (PM0)

Select I/O mode for PM00.

Symbol: PM0

_	7	6	5	4	3	2	1	0
	1	PM06 Note	PM05 Note	PM04	PM03	PM02	PM01	PM00
	Х	Х	Х	Х	Х	Х	Х	0

Bit 0

PM00	PM00 PM00 I/O mode selection							
0 Output mode (output buffer on)								
1	Input mode (output buffer off)							

Note: 16-pin products only



5.7.3 Clock Generation Circuit Setup

Figure 5.4 shows the flowchart for clock generation circuit setup.




Figure 5.4 Clock Generation Circuit Setup

Note: 16-pin products only

Caution: For details on the procedure for setting up the clock generation circuit (SINICLK), refer to the section entitled "Flowcharts" in RL78/G10 Initialization Application Note (R01AN1454E).



5.7.4 Timer Array Unit Setup

Figures 5.5 shows the flowcharts for setting up the timer array unit.




Figure 5.5 Timer Array Unit Setup (1/2)

RENESAS




Figure 5.6 Timer Array Unit Setup (2/2)

Starting clock signal supply to the timer array unit 0

• Peripheral enable register 0 (PER0) Start clock signal supply to the timer array unit 0.

Symbol: PER0

7	6	5	4	3	2	1	0
TMKAEN ^{Note}	CMPEN ^{Note}	ADCEN	IICA0EN ^{Note}	0	SAU0EN	0	TAU0EN
Х	Х	Х	Х	0	Х	0	1

Bit 0

TAU0EN	Control of timer array unit 0 input clock supply
0	Stops input clock supply.
1	Enables input clock supply.

Note: 16-pin products only



Setting up the timer clock frequency

• Timer clock select register 0 (TPS0) Select the operation clock of the Time Array Unit 0.

Symbol: TPS0

7	6	5	4	3	2	1	0
PRS013	PRS012	PRS011	PRS010	PRS003	PRS002	PRS001	PRS000
0	0	0	0	0	0	0	0

Bits 3 to 0

PRS	PRS	PRS	PRS	Selecti	on of oper	ation clock	(CK00)		
003	002	001	000		f _{CLK} = 1.25 MHz	f _{c∟K} = 2.5 MHz	f _{CLK} = 5 MHz	f _{CLK} = 10 MHz	f _{CLK} = 20 MHz
0	0	0	0	f _{c∟ĸ}	1.25 MHz	2.5 MHz	5 MHz	10 MHz	20 MHz
0	0	0	1	fclk/2	625 kHz	1.25 MHz	2.5 MHz	5 MHz	10 MHz
0	0	1	0	fclk/2 ²	313 kHz	625 kHz	1.25 MHz	2.5 MHz	5 MHz
0	0	1	1	fclк/2 ³	156 kHz	313 kHz	625 kHz	1.25 MHz	2.5 MHz
0	1	0	0	fclк/24	78 kHz	156 kHz	313 kHz	625 kHz	1.25 MHz
0	1	0	1	f _{CLK} /2 ⁵	39 kHz	78 kHz	156 kHz	313 kHz	625 kHz
0	1	1	0	f _{CLK} /2 ⁶	19.5 kHz	39 kHz	78 kHz	156 kHz	313 kHz
0	1	1	1	f _{CLK} /2 ⁷	9.8 kHz	19.5 kHz	39 kHz	78 kHz	156 kHz
1	0	0	0	f _{CLK} /2 ⁸	4.9 kHz	9.8 kHz	19.5 kHz	39 kHz	78 kHz
1	0	0	1	f _{CLK} /2 ⁹	2.5 kHz	4.9 kHz	9.8 kHz	19.5 kHz	39 kHz
1	0	1	0	fclк/2 ¹ 0	1.22 kHz	2.5 kHz	4.9 kHz	9.8 kHz	19.5 kHz
1	0	1	1	fclк/2 ¹	625 Hz	1.22 kHz	2.5 kHz	4.9 kHz	9.8 kHz
1	1	0	0	fclк/2 ¹ 2	313 Hz	625 Hz	1.22 kHz	2.5 kHz	4.9 kHz
1	1	0	1	f _{CLK} /2 ¹ 3	152 Hz	313 Hz	625 Hz	1.22 kHz	2.5 kHz
1	1	1	0	f _{CLK} /2 ¹ 4	78 Hz	152 Hz	313 Hz	625 Hz	1.22 kHz
1	1	1	1	fськ/2 ¹ 5	39 Hz	78 Hz	52 Hz	13 Hz	25 Hz



Setting up the channel 0 operation mode

- \bullet Timer mode register 00 (TMR00H, TMR00L) Select an operation clock (f_{MCK}).
 - Select a count clock.
 - Select a start trigger and capture trigger.
- Select a valid edge for timer input.
- Set up the operation mode.

Symbol: TMR00H

7	6	5	4	3	2	1	0
CKS001	0	0	CCS00	0	STS002	STS001	STS000
0	0	0	0	0	0	0	0

Bits 7

CKS001	Selection of operation clock (f_{MCK}) of channel n selection						
0	0 Operation clock CK00 set by timer clock select register 0 (TPS0)						
1	Operation clock CK01 set by timer clock select register 0 (TPS0)						

Bit 4

CCS00	00 Selection of count clock (f _{TCLK}) of channel n						
0	0 Operation clock (f _{MCK}) specified by the CKS001 bit						
1	Valid edge of input signal input from the TI00 pin						

Bit 2-0

STS002	STS001	STS000	Setting of start trigger or capture trigger of channel 0						
0	0	0	Only software trigger start is valid (other trigger sources are unselected).						
0	0	1	Valid edge of the TI00 pin input is used as both the start trigger and capture trigger.						
0	1	0	Both the edges of the TI00 pin input are used as a start trigger and a capture trigger.						
1 0 0		0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).						
Othe	er than ab	ove	Setting prohibited						



Symbol: TMR00L

-	7	6	5	4	3	2	1	0
	CIS001	CIS000	0	0	MD003	MD002	MD001	MD000
ſ	0	0	0	0	0	0	0	1

Bits 7 and 6

CIS001	CIS000	Selection of TI00 pin input valid edge			
0	0	Falling edge			
0	1	Rising edge			
1	0	Both edges (when low-level width is measured)			
I	0	Start trigger: Falling edge, Capture trigger: Rising edge			
1	1	Both edges (when high-level width is measured)			
I		Start trigger: Rising edge, Capture trigger: Falling edge			

Bits 3-0

MD 003	MD 002	MD 001		Operation mode of channel 0	Corresponding function	Counting operation of TCR
0	0	0	1/()	Interval timer mode	Interval timer / Square wave output / Divider function / PWM output (master)	Counting down
0	1	0	1/0	Capture mode	Input pulse interval measurement	Counting up
0	1	1		Event counter mode	External event counter	Counting down
1	0	0	1/()	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Counting down
1	1	0		one-count	Measurement of high-/low-level width of input signal	Counting up
Other than above Setting prohibited					ed	

The MD000 bit operation varies depending on the operation mode (see the table below)

Operation mode (Value set by the MD003 to MD001 bits) (See the above table)	MD000	Setting of starting counting and interrupt
 Interval timer mode (0, 0, 0) 	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
 One-count mode (1, 0, 0) 	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation. At that time, interrupt is also generated.
• Capture/one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
Other than above	•	Setting prohibited



Setting up the PWM output pulse cycle time

• Timer data register 00 (TDR00) Configure the PWM output pulse cycle time.

Symbol: TDR00H, TDR00L

	TDR00H										TD	R00L			
												_			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Pulse cycle time = (TDR00 setting + 1) x Count clock cycle time 2 [ms] = (1/20[MHz]) x (TDR00 setting + 1)

⇒ TDR00 setting = 39999



Setting up the channel 1 operation mode

• Timer mode register 01 (TMR01H, TMR01L) Select an operation clock (f_{MCK}). Select a count clock. Select the 16/8-bit timer. Select a start trigger and capture trigger. Select a valid edge for timer input. Set up the operation mode.

Symbol: TMR01H, TMR01L

7	6	5	4	3	2	1	0
CKS011	0	0	CCS01	SPLIT01	STS012	STS011	STS010
0	0	0	0	0	1	0	0

Bits 7

CKS011	Channel 1 operation clock (fMCK) selection				
0	Operation clock CK00 set by timer clock select register 0 (TPS0)				
1	Operation clock CK01 set by timer clock select register 0 (TPS0)				

Bit 4

CCS01	Selection of count clock (fTCLK) of channel 1					
0	Operation clock (fMCK) specified with the CKS011 bit					
1	Valid edge of the input signal from the TI01 pin					

Bit 3

SPLIT01	Selection of 8 or 16-bit timer operation for channel 1
0	Operates as 16-bit timer (Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

Bits 2-0

STS012	STS011	STS010	Setting of start trigger or capture trigger of channel 1
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TI01 pin input is used as both the start trigger and capture trigger.
0	1	()	Both the edges of the TI01 pin input are used as a start trigger and a capture trigger.
1 0 0			Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Othe	Others than above		Setting prohibited

Symbol: TMR01L

7	6	5	4	3	2	1	0
CIS011	CIS010	0	0	MD013	MD012	MD011	MD010
0	0	0	0	1	0	0	1

Bits 3 to 0

MD 013	MD 012	MD 011	MD 010	Operation mode of channel 1	Related function	TCR counting operation
0	0	0	1/0	Interval timer mode	Interval timer / Square wave output / Divider function / PWM output (master)	Counting down
0	1	0	1/0	Capture mode	Input pulse interval measurement	Counting up
0	1	1	0	Event counter mode	External event counter	Counting down
1	0	0	1/ 0	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Counting down
1	1	0	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Counting up
Othe	er tha	n ab	ove	Setting prohibite	ed	

The MD010 bit operation varies depending on the operation mode (see the table below)

	-	
Operation mode (Value set by the MD013 to MD011 bits) (see table above)	MD010	TCR counting operation
 Interval timer mode (0, 0, 0) Capture mode (0, 1, 0) 	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• One-count mode (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation. At that time, interrupt is also generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated, either.
Other than above	1	Setting prohibited



Configuring the PWM output duty ratio

• Timer data register 01 (TDR01H, TDR01L) Configure the PWM output duty ratio.

Symbol: TDR01H, TDR01L TDR01L TDR01H 15 12 7 14 13 11 10 9 8 6 5 4 3 2 1

> Duty ratio = (TDR01 setting)/(TDR00 setting + 1) x 100 10 [%] = (TDR01 setting)/(63999 + 1) x 100

⇒ TDR01 setting = 4000

0

Setting up the timer output mode

• Timer output mode register 0 (TOM0) Set up the timer output mode for each channel.

Symbol: TOM0

7	6	5	4	3	2	1	0
0	0	0	0	TOM03 ^{Note}	TOM02 ^{Note}	TOM01	0
0	0	0	0	Х	Х	1	0

Bit 1

TOM01	Channel 1 timer output mode control
0	Master channel output mode. (Output is toggled with the timer interrupt request signal (INTTM01).)
1	Slave channel output mode. (Output is set with the master channel's timer interrupt request signal (INTTM01) and reset with the slave channel's timer interrupt request signal (INTTM0p).)

Note: 16-pin products only



Configuring the output level for the timer output pin

• Timer output level register 0 (TOL0) Configure the output level for the timer output pin for each channel.

Symbol: TOL0

7	6	5	4	3	2	1	0
0	0	0	0	TOL03 ^{Note}	TOL02 ^{Note}	TOL01	TOL00
0	0	0	0	Х	Х	0	Х

Bit 1

TOL01	Channel 1 timer output level control				
0	Positive logic output (active-high)				
1	Negative logic output (active-low)				

Note: 16-pin products only



Configuring the output value for the timer output pin

• Timer output register 0 (TO0) Configure the output value for the timer output pin for each channel.

Symbol: TO0

7	6	5	4	3	2	1	0
0	0	0	0	TO0 ^{Note}	TO02 ^{Note}	TO01	TO00
0	0	0	0	Х	Х	0	Х

Bit 1

TO01	Channel 1 timer output
0	Timer output value is 0
1	Timer output value is 1

Note: 16-pin products only



Enabling the timer output

• Timer output enable register 0 (TOE0) Enable/disable the timer output for each channel.

Symbol: TOE0

7	6	5	4	3	2	1	0
0	0	0	0	TOE03 ^{Note}	TOE02 ^{Note}	TOE01	TOE00
0	0	0	0	Х	Х	1	0

Bit 1

TOE01	Timer output enable/disable of channel 1
0	The TO01 operation stopped by count operation (timer channel output bit). Writing to the TO01 bit is enabled.
	The TO01 pin functions as data output, and it outputs the level set to the TO01 bit.
	The output level of the TO01 pin can be manipulated be software.
1	The TO01 operation enabled by count operation (timer channel output bit). Writing to the TO01 bit is disabled (writing is ignored). The TO01 pin functions as timer output, and the TOE01 bit is set or reset depending on the timer operation. The TO01 pin outputs the square-wave or PWM depending on the timer operation.

Bit 0

TOE00	Timer output enable/disable of channel 0
0	The TO00 operation stopped by count operation (timer channel output bit). Writing to the TO00 bit is enabled. The TO00 pin functions as data output, and it outputs the level set to the TO00 bit. The output level of the TO00 pin can be manipulated be software.
1	The TO00 operation enabled by count operation (timer channel output bit). Writing to the TO00 bit is disabled (writing is ignored). The TO00 pin functions as timer output, and the TOE00 bit is set or reset depending on the timer operation. The TO00 pin outputs the square-wave or PWM depending on the timer operation.

Note: 16-pin products only



Setting up the PWM output pin

- Port mode register (P0) Select the PM04 output latch.
- Port mode register (PM0)

Select the PM04 I/O mode.

Symbol: P0

7	6	5	4	3	2	1	0
1	P06 ^{Note}	P05 ^{Note}	P04	P03	P02	P01	P00
1	Х	Х	0	Х	Х	Х	Х

Bit 4

P04	P04 I/O mode selection			
0 Output mode (output buffer on)				
1	Input mode (output buffer off)			

Symbol: PM0

7	6	5	4	3	2	1	0
1	PM06 ^{Note}	PM05 ^{Note}	PM04	PM03	PM02	PM01	PM00
1	Х	Х	0	Х	Х	Х	Х

Bit 4

PM04	PM04 I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Note: 16-pin products only



Configuring the timer count end interrupts

- Interrupt request flag register (IF0L)
- Clear the interrupt request flag.
- Interrupt mask flag register (MK0L) Mask interrupts.

Symbol: IF0L

7	6	5	4	3	2	1	0
TMIF00	TMIF01H	SREIF0	SRIF0	STIF0 CSIIF00 IICIF00	PIF1	PIF0	WDTIIF
0	Х	Х	Х	Х	Х	Х	х

Bit 7

TMIF00	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Symbol: MK0L

	7	6	5	4	3	2	1	0
٦	rmmkoo	TMMK01H	SREMK0	SRMK0	STMK0	PMK1	PMK0	WDTIMK
					CSIMK00			
					IICMK00			
	0	Х	Х	Х	Х	Х	Х	Х

Bits 7

TMMK00	Interrupt processing control
0	Enables interrupt processing.
1	Disables interrupt processing.



5.7.5 Main Processing

Figure 5.6 shows the flowchart for main processing.





Figure 5.7 Main Processing



5.7.6 Timer Array Unit Startup

Figure 5.7 shows the flowchart for starting the operation of the timer array unit.







Configuring the timer startup

• Timer channel start register 0 (TS0) Enable count operation of channel 0 and channel 1.

Symbol: TS0

7	6	5	4	3	2	1	0
0	0	0	0	TS03 ^{Note}	TS02 ^{Note}	TS01	TS00
0	0	0	0	Х	Х	1	1

Bit 1

TS01	Operation enable (start) trigger of channel 1
0	No trigger operation
1	The TE01 bit is set to 1 and the count operation becomes enabled. The TCR01 register count operation start in the count operation enabled state varies depending on each operation mode

Bit 0

TS00	Operation enable (start) trigger of channel 0
0	No trigger operation
1	The TE00 bit is set to 1 and the count operation becomes enabled. The TCR00 register count operation start in the count operation enabled state varies depending on each operation mode

Note: 16-pin products only



Configuring the timer count end interrupts

- Interrupt request flag register (IF0L) Clear the interrupt request flag.
- Interrupt mask flag register (MK0L) Mask interrupts.

Symbol: IF0L

7	6	5	4	3	2	1	0
TMIF00	TMIF01H	SREIF0	SRIF0	STIF0	PIF1	PIF0	WDTIIF
				CSIIF00			
				IICIF00			
0	Х	Х	Х	Х	Х	Х	Х

Bit 7

TMIF00	Interrupt request flag
	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Symbol: MK0L

_	7	6	5	4	3	2	1	0
	TMMK00	TMMK01H	SREMK0	SRMK0	STMK0	PMK1	PMK0	WDTIMK
					CSIMK00			
					IICMK00			
	0	Х	Х	Х	Х	Х	Х	Х

Bit 7

TMMK00	Interrupt processing control
0	Enables interrupt processing.
1	Disables interrupt processing.



5.7.7 INTTM0 Interrupt Processing

Figure 5.8 shows the flowchart for INTTM0 interrupt processing.




Figure 5.9 INTTM0 Interrupt Service Routine



6. Sample Code

The sample code is available on the Renesas Electronics Website.

7. Documents for Reference

User's Manual:

RL78/G10 User's Manual: Hardware (R01UH0384EJ)

RL78 family User's Manual: Software (R01US0015EJ)

(The latest versions of the documents are available on the Renesas Electronics Website.)

Technical Updates/Technical Brochures

(The latest versions of the documents are available on the Renesas Electronics Website.)

All trademarks and registered trademarks are the property of their respective owners.



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	2013.03.11	-	First Edition
2.00	2014.09.30	5	e2studio and IAR information added in Table 2.1
2.10	2022.09.30	5	Delete IAR information from Table 2.1

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied at which reseting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any
- and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
 Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for
- each Renesas Electronics product depends on the product's quality grade, as indicated below. "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home

electronic appliances; machine tools; personal electronic equipment; industrial robots; etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>.