# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# M16C/60, M16C/20 Series

# Programming Guidelines < Assembly Language>

#### Preface

This manual describes the basic knowledge of application program development for the M16C/60, M16C/20 series of Renesas CMOS 16-bit microcomputers. The programming language used in this manual is the assembly language.

If you are using the M16C/60, M16C/20 series for the first time, refer to Chapter 1, "Overview of M16C/60, M16C/20 Series". If you want to know the CPU architecture and instructions, refer to Chapter 2, "CPU Programming Model" or if you want to know the directive commands of the assembler, refer to Chapter 3, "Functions of Assembler". If you want to know practical techniques, refer to Chapter 4, "Programming Style".

The instruction set of the M16C/60, M16C/20 series is detailed in "M16C/60, M16C/20 Series Software Manual". Refer to this manual when the knowledge of the instruction set is required. For information about the hardware of each type of microcomputer in the M16C/60, M16C/20 series, refer to the user's manual supplied with your microcomputer. For details about the development support tools, refer to the user's manual of each tool.

## Guide to Using This Manual

This manual is an assembly language programming guidelines for the M16C/60, M16C/20 series. This manual can be used in common for all types of microcomputers built the M16C/60 series CPU core.

This manual is written assuming that the reader has a basic knowledge of electrical circuits, logic circuits, and microcomputers.

This manual consists of four chapters. The following provides a brief guide to the desired chapters and sections.

- To see the overview and features of the M16C/60, M16C/20 series
  - → Chapter 1 Overview of M16C/60, M16C/20 Series
- To understand the address space, register structure, and addressing and other knowledge required for programming
  - → Chapter 2 CPU Programming Model
- To know the functions of instructions, the method for writing instructions, and the usable addressing modes
  - → Chapter 2 CPU Programming Model, 2.6 Instruction Set
- To know how to use interrupts
  - → Chapter 2 CPU Programming Model, 2.7 Interrupts
  - → Chapter 4 Programming Style, 4.3 Interrupts
- To check the functions of and the method for writing directive commands
  - → Chapter 3 Functions of Assembler, 3.2 Writing Source Program
- To know the M16C/60, M16C/20 series' programming techniques
  - → Chapter 4 Programming Style
- To know the M16C/60, M16C/20 series' development procedures
  - → Chapter 4 Programming Style, 4.7 Generating Object File



# **Table of contents**

Chapter 1 Overview of M16C/60, M16C/20 Series	5
1.1 Features of M16C/60, M16C/20 Series	6
1.2 Outline of M16C/60, M16C/20, M16C/20 Group	
1.3 Introduction to CPU Architecture	
Chapter 2 CPU Programming Model	13
2.1 Address Space	
2.1.1 Operation Modes and Memory Mapping	
2.1.2 SFR Area	
2.1.3 Fixed Vector Area	19
2.2 Register Set	20
2.3 Data Types	
2.4 Data Arrangement	
2.5 Addressing Modes	
2.5.1 Types of Addressing Modes	
2.5.2 General Instruction Addressing	
2.5.3 Special Instruction Addressing	
2.5.4 Bit Instruction Addressing	
2.5.5 Instruction Formats	
2.6 Instruction Set	51
2.6.1 Instruction List	52
2.6.2 Transfer and String Instructions	68
2.6.3 Arithmetic Instructions	71
2.6.4 Sign Extend Instruction	78
2.6.5 Bit Instructions	79
2.6.6 Branch Instructions	
2.6.7 High-level Language Support Instructions	
2.6.8 OS Support Instructions	
2.7 Outline of Interrupt	
2.7.1 Interrupt Sources and Control	
2.7.2 Interrupt Sequence	91



Chapter 3 Functions of Assembler	92
3.1 Outline of AS30 System	93
3.2 Method for Writing Source Program	
3.2.1 Basic Rules	
3.2.2 Address Control	
3.2.3 Directive Commands	
3.2.4 Macro Functions	
3.2.5 Structured Description Function	127
Chapter 4 Programming Style	128
4.1 Hardware Definition	129
4.1.1 Defining SFR Area	129
4.1.2 Allocating RAM Data Area	132
4.1.3 Allocating ROM Data Area	133
4.1.4 Defining a Section	134
4.1.5 Sample Program List 1 (Initial Setting 1)	136
4.2 Initial Setting the CPU	139
4.2.1 Setting CPU Internal Registers	139
4.2.2 Setting Stack Pointer	139
4.2.3 Setting Base Registers (SB, FB)	139
4.2.4 Setting Interrupt Table Register (INTB)	139
4.2.5 Setting Variable/Fixed Vector	140
4.2.6 Setting Peripheral Functions	140
4.2.7 Sample Program List 2 (Initial Setting 2)	142
4.3 Setting Interrupts	145
4.3.1 Setting Interrupt Table Register	145
4.3.2 Setting Variable/Fixed Vectors	146
4.3.3 Enabling Interrupt Enable Flag	147
4.3.4 Setting Interrupt Control Register	
4.3.5 Saving and Restoring Registers in Interrupt Handler Routine	148
4.3.6 Sample Program List 3 (Software Interrupt)	150
4.3.7 ISP and USP	153



4.3.8 Multiple Interrupts	156
4.4 Dividing Source File	157
4.4.1 Concept of Sections	157
4.4.2 Dividing Source File	159
4.4.3 Library File	165
4.5 A Little Tips	167
4.5.1 Stack Area	
4.5.2 Setup Values of SB and FB Registers	169
4.5.3 Alignment Specification	
4.5.4 Watchdog Timer	172
4.6 Sample Programs	175
4.7 Generating Object Files	177
4.7.1 Assembling	178
4.7.2 Linking	
4.7.3 Generating Machine Language File	187



# **Chapter 1**

# Overview of M16C/60, M16C/20 Series

- 1.1 Features of M16C/60, M16C/20 Series
- 1.2 Outline of M16C/60, M16C/20 Group
- 1.3 Introduction to CPU Architecture



# 1.1 Features of M16C/60, M16C/20 Series

The M16C/60, M16C/20 series is a line of single-chip microcomputers that have been developed for use in built-in equipment. This section describes the features of the M16C/60, M16C/20 series.

## Features of the M16C/60, M16C/20 series

The M16C/60, M16C/20 series has its frequently used instructions placed in a 1-byte op-code. For this reason, it allows you to write a highly memory efficient program.

Furthermore, although the M16C/60, M16C/20 series is a 16-bit microcomputer, it can perform 1, 4, and 8-bit processing efficiently. The M16C/60, M16C/20 series has many instructions that can be executed in one clock period. For this reason, it is possible to write a high-speed processing program.

The M16C/60, M16C/20 series provides 1 Mbytes of linear addressing space. Therefore, the M16C/60, M16C/20 series is also suitable for applications that require a large program size. The features of the M16C/60, M16C/20 series can be summarized as follows:


- (1) The M16C/60, M16C/20 series allows you to create a memory-efficient program without requiring a large memory capacity.
- (2) The M16C/60, M16C/20 series allows you to create a high-speed processing program.
- (3) The M16C/60, M16C/20 series provides 1 Mbytes of addressing space, making it suitable for even large-capacity applications.

# 1.2 Outline of M16C/60, M16C/20, M16C/20 Group

This section explains the M16C/60 group as a typical internal structure of the M16C/60 series and M16C/20 group as a typical internal structure of the M16C/20 series. The M16C/60, M16C/20 group is a basic product of the M16C/60, M16C/20 series. For details about this product, refer to the data sheets and user's manuals.



#### **Internal Block Diagram**



Note 2: RAM size depends on MCU type.

Figure 1.2.1 Block diagram of the M16C/60 group

Note 1: ROM size depends on MCU type.



# **Outline Specifications of the M16C/60 Group**

Table 1.2.1 lists the outline specifications of the M16C/60 group.

Table 1.2.1 Outline Specifications of M16C/60 Group

Item	Content	
Supply voltage	2.7 to 5.5 V (with 7 MHz external oscillator, 1 wait state)	
Package	100-pin plastic molded QFP	
Operating frequency	10 MHz (with 10 MHz external oscillator)	
Shortest instruction execution time	100 ns (with 10 MHz external oscillator)	
Basic bus cycle	Internal memory: 100 ns (with 10 MHz external oscillator) External memory: 100 ns (with 10 MHz external oscillator, no wait state)	
Internal memory	ROM capacity RAM capacity  64 Kbytes 10 Kbytes	
Operation mode	Single-chip, memory expansion, and microprocessor modes	
External address space	1 Mbytes (linear)/64 Kbytes Address bus: 20 bits/16 bits	
External data bus width	8 bits/16 bits	
Bus specification	Separate bus/multiplexed bus (4 chip select lines built-in)	
Clock generating circuit	2 circuits built-in (external ceramic or crystal resonator)	
Built-in peripheral functions		
Interrupt	17 internal sources, 5 external sources, 4 software sources; 7 levels (including key input interrupt)	
Multifunction 16-bit timer	5 timer A + 3 timer B	
Serial I/O	2 channels (asynchronous/synchronous switchable)	
A-D converter	10 bits, 8 + 2 channel input (10/8 bits switchable)	
D-A converter	8 bits, 2 channel output	
DMAC	2 channels (trigger: 15 factors)	
CRC calculation circuit	1 circuit built-in	
Watchdog timer	15-bit counter	
Programmable input/output	87 lines	
Input port	1 line (shared with P8₅ and NMI pin)	

Note: This does not include the M30600SFP, an external ROM version.



# **Outline Specifications of the M16C/20 Group**

Table 1.2.2 lists the outline specifications of the M16C/20 group.

# Table 1.2.2 Outline Specifications of M16C/20 Group

Item	Content	
Supply voltage	2.7 to 5.5 V (with 7 MHz external oscillator, 1 wait state)	
Package	52-pin plastic molded SDIP 56-pin plastic molded QFP	
Operating frequency	10 MHz (with 10 MHz external oscillator)	
Shortest instruction execution time	100 ns (with 10 MHz external oscillator)	
Basic bus cycle	Internal memory : 100 ns (with 10 MHz external oscillator)	
Internal memory	ROM capacity RAM capacity  32 Kbytes 1024bytes	
Operation mode	Single-chip mode	
Clock generating circuit	2 circuits built-in (external ceramic or crystal resonator)	
Built-in peripheral functions		
Interrupt	9 internal sources, 3 external sources, 4 software sources; 7 levels (including key input interrupt)	
Multifunction 16-bit timer	1 timer A + 2 timer B + 3 timer X	
Serial I/O	2 channels (one is clock asynchronous/synchronous switchable, the other is clock asynchronous)	
A-D converter	10 bits, 8 + 2 channel input (10/8 bits switchable)	
Programmable input/output	43 lines	



# 1.3 Introduction to CPU Architecture

This section explains the CPU architecture of the M16C/60, M16C/20 series. Each item explained here is detailed in Chapter 2 of this manual.

## **Register Structure**

Table 1.3.1 shows the register structure of the M16C/60, M16C/20 series. Seven registers--R0, R1, R2, R3, A0, A1, and FB--are available in two sets each. These sets are switched over by a register bank select flag.

Table 1.3.1 Register Structure of M16C/60, M16C/20 Series

Item	Content		
Register structure			
Data registers	16 bits x 4  R0 R1 R2 R3	(32 bits x 2)  R2R0 R2 R0 R0  R3R1 R3 R1	(8 bits x 4)  R0  R1  R1  R1  R1  R1L
Address registers	16 bits x 2 A0 A1	(32 bits x 1) A1A0 A1 A0	
Base registers	16 bits x 2  SB FB		
Control registers	20 bits x 2 PC INTB 16 bits x 3 USP ISP FLG	(Details of FLG)  IPL: Processor interrupt priority level (Levels 0 to 7; lar number, higher the priority)  (PC): Saves 4 high-order bits of PC when interrupt occuluring the state of the priority (Saves 4 high-order bits of PC when interrupt occuluring the sale of the priority (Saves 4 high-order bits of PC when interrupt occuluring the sale of the priority (Saves 4 high-order bits of PC when interrupt occuluring the priority occuluring the sale of the priority occurs (Saves 4 high-order bits of PC when interrupt occuluring the priority occurs (Saves 4 high-order bits of PC when interrupt occuluring the priority occurs (Saves 4 high-order bits of PC when interrupt occuluring the priority)  I stack pointer select flag (Is part of PC when interrupt occuluring the priority)  I have been under the priority occuluring the priority occuluri	



#### **Addressing Modes**

There are three types of addressing modes.

- (1) General instruction addressing .. A 64-Kbyte area (00000H to 0FFFFH) is accessed.
- (2) Special instruction addressing ... A 1-Mbyte area (00000H to FFFFH) is accessed.
- (3) Bit instruction addressing ......... A 64-Kbyte area (00000H to 0FFFFH) is accessed in units of bits.

Table 1.3.2 lists the M16C/60, M16C/20 series addressing modes that can be used in each type of addressing described above.

Table 1.3.2 Addressing Modes of M16C/60, M16C/20 Series

Item	Content			
Addressing mode	General instruction	Special instruction	Bit instruction	
Immediate	O #imm: 8/16 bits	x	Х	
Register direct	O Data and address registers only	O R2R0 or R3R1 or A1A0 * SHL, SHA, JMPI, and JSRI instructions only	O R0, R1, R2, R3, A0, and A1 only	
Absolute	O abs: 16 bits (0 to FFFFH)	O abs: 20 bits (0 to FFFFFH)  * LDE, STE, JMP, and JSR instructions only	O bit,base: 16 bits (0 to 1FFFH	
Address register indirect	O [A0] or [A1] without dsp	O [A1A0] without dsp * LDE and STE instructions only	O [A0] or [A1] without dsp (0 to 1FFFH)	
Address register relative	O [A0] or [A1] dsp: 8/16 bits	O [A0] dsp: 20 bits only  * LDE, STE, JMPI, and JSRI instructions only	O [A0] or [A1] dsp: 8/16 bits	
SB relative and FB relative	O [SB]dsp: 8/16bit (0 to 255 / 0 to 65534) O [FB]dsp: 8bit(-128 to +127)	х	O [SB] dsp: 8/11/16 bits (0 to 31/0 to 255/0 to 8191) O [FB]dsp: 8bit (-16 to +15)	
Stack pointer relative	O [SP] dsp: 8 bits (-128 to +127) * MOV instruction only	х	х	
Program counter relative	х	O label .S: +2 to +9 .B: -128 to +127 .W: -32768 to +32767 * JMP and JSR instructions only	X	
Control register direct	х	O INTBL, INTBH, ISP, USP, SB, FB, FLG  * LDC, STC, PUSHC, and POPC instructions only	х	
FLG direct	x	х	O U, I, O, B, S, Z, D, and C flag * FCLR and FSET instruction only	



### **Instruction Set**

Table 1.3.3 lists the instructions of the M16C/60, M16C/20 series classified by function. There is a total of 91 discrete instructions.

Table 1.3.3 Instruction Set of M16C/60, M16C/20 Series

Item	Со	ntent
nstruction set	8-bit variable length: 91 instructions	
Data transfer instructions 14 instructions	<ul> <li>Transfer instructions</li> <li>Push/pop instructions</li> <li>Extended data area transfer instructions</li> <li>4-bit transfer instructions</li> <li>Exchange between register and register/memory instruction</li> <li>Conditional transfer instructions</li> </ul>	MOV, MOVA PUSH, PUSHM, PUSHA / POP, POPM LDE, STE MOVDir XCHG STZ, STNZ, STZX
Arithmetic/logic instructions 31 instructions	Add instructions Subtract instructions Multiply instructions Decimal add instructions Decimal subtract instructions Increment/decrement instructions Sum of products instruction Compare instruction Others (absolute value, 2's complement, sign extension) Logic instruction Test instruction Shift/rotate instructions	ADD, ADC, ADCF SUB, SBB MUL, MULU DIV, DIVU, DIVX DADD, DADC DSUB, DSBB INC / DEC RMPA CMP ABS, NEG, EXTS AND, OR, XOR, NOT  TST SHL, SHA / ROT, RORC, ROLC
Branch instructions 10 instructions	Unconditional branch instruction     Conditional branch instruction     Indirect jump instruction     Special page branch instruction     Subroutine call instruction     Indirect subroutine call instruction     Special page subroutine call instruction     Subroutine return instruction     Add (subtract) and conditional branch instructions	JMP JCnd JMPI JMPS JSR JSRI JSRS RTS ADJNZ, SBJNZ
Bit manipulate instructions 14 instructions		BCLR, BSET, BNOT, BTST, BNTST, BAND, BNAND, BOR, BNOR, BXOR, BNXOR, BMCnd, BTSTS, BTSTC
String instructions 3 instructions		SMOVF, SMOVB, SSTR
Other instructions 19 instructions	Control register manipulate instructions Flag register manipulate instructions OS support instructions High-level language support instructions Debugger support instruction Interrupt-related instructions External interrupt wait instruction No-operation instruction	LDC, STC, LDINTB, LDIPL, PUSHC, POPC FSET, FCLR LDCTX, STCTX ENTER, EXITD BRK REIT, INT, INTO, UND WAIT NOP



# Chapter 2

# **CPU Programming Model**

- 2.1 Address Space
- 2.2 Register Sets
- 2.3 Data Types
- 2.4 Data Arrangement
- 2.5 Addressing Modes
- 2.6 Instruction Set
- 2.7 Outline of Interrupt



# 2.1 Address Space

The M16C/60,M16C/20 series has 1 Mbytes of address space ranging from address 00000H to address FFFFFH. This section explains the address space and memory mapping, the SFR area, and the fixed vector area of the M16C/60 group.

# 2.1.1 Operation Modes and Memory Mapping


The M16C/60 group chooses one operation mode from three modes available: single-chip, memory expansion, and microprocessor modes. The M16C/60 group address space and the usable areas and memory mapping varies with each operation mode.

#### **Address Space**

Figure 2.1.1 shows the address space of the M16C/60 group.

Addresses 00000H to 003FFH are the Special Function Register (SFR) area. The SFR area in each type of M16C/60 group microcomputer begins with address 003FFH and expands toward smaller addresses.

Addresses following 00400H constitute the memory area. The memory area in each type of M16C/60 group microcomputer consists of a RAM area which begins with address 00400H and expands toward larger addresses and a ROM area which begins with address FFFFH and expands toward smaller addresses. However, addresses FFE00H to FFFFFH are the fixed vector area.






## **Operation Modes and Memory Mapping**

- Single-chip mode
   In this mode, only the internal areas (SFR, internal RAM, and internal ROM) can be accessed.
- Memory expansion mode
   In this mode, the internal areas (SFR, internal RAM, and internal ROM) and an external memory area can be accessed.
- Microprocessor mode
   In this mode, the SFR and internal RAM areas and an external memory area can be accessed.
   (The internal ROM area cannot be accessed.)

Figure 2.1.2 shows the M16C/60 group memory mapping in each operation mode.



00000H 00400H	SFR area	SFR area	SFR area
00 10011	Internal RAM area	Internal RAM area	Internal RAM area
02C00H		Internal reserved area	Internal reserved area
	Cannot be used	External memory area	External memory area
F0000H	Internal ROM area	Internal ROM area	
	Single-chip mode	Memory	Microprocessor mode

Figure 2.1.2 Operation modes and memory mapping

expansion mode



#### 2.1.2 SFR Area

A range of control registers are allocated in this area, including the processor mode register that determines the operation mode and the peripheral unit control registers for I/O ports, A-D converter, UART, and timers. For the bit configurations of these control registers, refer to the M16C/60 group data sheets and user's manuals.

The unused locations in the SFR area are reserved for the system and cannot be used by the user.

#### **SFR Area: Control Register Allocation**

Figures 2.1.3 and 2.1.4 show control register allocations in the SFR area.

000016	
000116	
000216	
000316	
000416	Processor mode register 0 (PM0)
000516	Processor mode register 1(PM1)
000616	System clock control register 0 (CM0)
000716	System clock control register 1 (CM1)
000816	Chip select control register (CSR)
000916	Address match interrupt enable register (AIER)
000A16	Protect register (PRCR)
000B <sub>16</sub>	, , ,
000C16	
000D16	
000E16	Watchdog timer start register (WDTS)
000F16	Watchdog timer control register (WDC)
001016	
001116	Address match interrupt register 0 (RMAD0)
001216	- ' '
001316	
001416	
001516	Address match interrupt register 1 (RMAD1)
001616	
001716	
001816	
0019 <sub>16</sub>	
001A16	
001D16	
001D16	
001E16	
001F16	
002016	
002116	DMA0 source pointer (SAR0)
002216	Ziiii to obailoo poiiitei (e/ ii to)
002316	
002416	
002516	DMA0 destination pointer (DAR0)
002616	
002716	
002816	DMA0 transfer counter (TCR0)
002916	Divinto transfer counter (1010)
002A <sub>16</sub>	
002B <sub>16</sub>	
002C <sub>16</sub>	DMA0 control register (DM0CON)
002D <sub>16</sub>	
002E <sub>16</sub>	
002F <sub>16</sub>	
003016	DMA4 source pointer (CAD4)
003116	DMA1 source pointer (SAR1)
003216	
003316	
003416	DMA1 destination pointer (DAR1)
003516 003616	DMA1 destination pointer (DAR1)
0037 <sub>16</sub> 0038 <sub>16</sub>	
003916	DMA1 transfer counter (TCR1)
003A16	, ,
003B16	
003C16	DMA1 control register (DM1CON)
003D16	DMA1 control register (DM1CON)
003E16	
003F16	

004116 004216 004316 004416 004516 004616 004716 004716 004816 004916 004016 00	004016	
004316 004416 004416 004416 004616 00	004116	
004416 004516 004616 00	004216	
004516 004016 004716 004816 004916 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 0044016 005016	004316	
004616 004716 004816 004916 004916 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 005016 0	004416	
004716 004816 004916 004916 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0040416 0050416 00	004516	
004816 004916 004416 005016 00	004616	
004916 004A16 004B16 004B16 004C16 005C16 00	004716	
004A16 004B16 004B16 004C16 005C16 00	004816	
004B16 004C16 004C16 004D16 COUNTY CO	004916	
DMA0 Interrupt control register (DM1IC)  004C16  004D16  Key input interrupt control register (KUPIC)  004F16  00516  005116  005016  005116	004A16	
004C16 004D16 004D16 Key input interrupt control register (KUPIC) 004E16 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005016 005017 005017 005017 005018	004B <sub>16</sub>	DMA0 interrupt control register (DM0IC)
004E16 004F16 005016	004C16	
004F16 005016 005116 UART0 transmit interrupt control register (S0TIC) 005216 UART0 receive interrupt control register (S0RIC) 005316 UART1 transmit interrupt control register (S1RIC) 005316 UART1 transmit interrupt control register (S1RIC) 005516 Timer A0 interrupt control register (TA0IC) 005616 Timer A1 interrupt control register (TA2IC) 005716 Timer A2 interrupt control register (TA2IC) 005816 Timer A3 interrupt control register (TA3IC) 005816 Timer A4 interrupt control register (TA4IC) 005816 Timer B0 interrupt control register (TB0IC) 005816 Timer B1 interrupt control register (TB1IC) 005816 Timer B2 interrupt control register (TB2IC) 005816 INT0 interrupt control register (TB2IC) 005816 INT0 interrupt control register (INT0IC) 005816 INT1 interrupt control register (INT0IC)	004D16	
005016  005116  UART0 transmit interrupt control register (S0TIC) 005216  UART0 receive interrupt control register (S0RIC) 005316  UART1 transmit interrupt control register (S1RIC) 005316  UART1 receive interrupt control register (S1RIC) 005516  Timer A0 interrupt control register (TAIC) 005716  Timer A2 interrupt control register (TA2IC) 005816  Timer A3 interrupt control register (TA3IC) 005916  Timer A4 interrupt control register (TA3IC) 005916  Timer B0 interrupt control register (TA4IC) 005816  Timer B1 interrupt control register (TB1IC) 005016  Timer B2 interrupt control register (TB2IC) 1005016  INT0 interrupt control register (TB2IC) 1005016  INT1 interrupt control register (INT0IC) 1005016  INT1 interrupt control register (INT0IC)	004E <sub>16</sub>	A-D conversion interrupt control register (ADIC)
005116 UART0 transmit interrupt control register (S0TIC) 005216 UART0 receive interrupt control register (S0RIC) 005316 UART1 transmit interrupt control register (S1TIC) 005516 UART1 receive interrupt control register (S1RIC) 005516 Timer A0 interrupt control register (TA0IC) 005716 Timer A1 interrupt control register (TA2IC) 005716 Timer A2 interrupt control register (TA2IC) 005916 Timer A3 interrupt control register (TA3IC) 005016 Timer B0 interrupt control register (TAIC) 005016 Timer B1 interrupt control register (TB1IC) 005016 Timer B2 interrupt control register (TB2IC) 005016 INT0 interrupt control register (INT0IC) 005016 INT1 interrupt control register (INT1IC)	004F16	•
UARTO receive interrupt control register (SORIC) UARTO receive interrupt control register (SORIC) UART1 transmit interrupt control register (S1RIC) UART1 receive interrupt control register (S1RIC) UART1 receive interrupt control register (S1RIC) UART1 receive interrupt control register (TAOIC)	005016	
005316 UART1 transmit interrupt control register (S1RIC) 005416 UART1 receive interrupt control register (S1RIC) 005516 Timer A0 interrupt control register (TA0IC) 005616 Timer A1 interrupt control register (TA1C) 005616 Timer A2 interrupt control register (TA2IC) 005816 Timer A3 interrupt control register (TA3IC) 005916 Timer A4 interrupt control register (TA3IC) 005916 Timer B0 interrupt control register (TB0IC) 005B16 Timer B1 interrupt control register (TB1C) 005C16 Timer B2 interrupt control register (TB2IC) 005D16 INT0 interrupt control register (INT0IC) 005E16 INT1 interrupt control register (INT0IC)	005116	UART0 transmit interrupt control register (S0TIC)
005416 UART1 receive interrupt control register (S1RiC) 005516 Timer A0 interrupt control register (TA0IC) 005616 Timer A1 interrupt control register (TA1IC) 005716 Timer A2 interrupt control register (TA2IC) 005816 Timer A3 interrupt control register (TA3IC) 005816 Timer A4 interrupt control register (TA3IC) 005916 Timer B0 interrupt control register (TB0IC) 005816 Timer B1 interrupt control register (TB1IC) 005816 Timer B2 interrupt control register (TB2IC) 005816 INT0 interrupt control register (INT0IC) 005816 INT1 interrupt control register (INT0IC)	005216	UART0 receive interrupt control register (S0RIC)
005516 Timer AO interrupt control register (TAOIC) 005616 Timer A1 interrupt control register (TAOIC) 005716 Timer A2 interrupt control register (TAZIC) 005816 Timer A3 interrupt control register (TAZIC) 005816 Timer A3 interrupt control register (TAZIC) 005916 Timer B0 interrupt control register (TAIIC) 005816 Timer B1 interrupt control register (TBIIC) 005016 Timer B2 interrupt control register (TBZIC) 005016 INTO interrupt control register (INTOIC) 005E16 INT1 interrupt control register (INTOIC)	005316	UART1 transmit interrupt control register (S1TIC)
O05616   Timer A1 interrupt control register (TA1IC)	005416	
005716 Timer A2 interrupt control register (TA2IC) 005816 Timer A3 interrupt control register (TA3IC) 005916 Timer A4 interrupt control register (TA4IC) 005816 Timer B0 interrupt control register (TB0IC) 005B16 Timer B1 interrupt control register (TB1IC) 005C16 Timer B2 interrupt control register (TB2IC) 005D16 INTO interrupt control register (INT0IC) 005E16 INT1 interrupt control register (INT1IC)	005516	
005816 Timer A3 interrupt control register (TA3IC) 005916 Timer A4 interrupt control register (TA4IC) 005816 Timer B0 interrupt control register (TB0IC) 005816 Timer B1 interrupt control register (TB1IC) 005816 Timer B2 interrupt control register (TB2IC) 1005816 INTO interrupt control register (INT0IC) 005816 INT1 interrupt control register (INT1IC)		
005916 Timer A4 interrupt control register (TA4IC) 005A16 Timer B0 interrupt control register (TB0IC) 005B16 Timer B1 interrupt control register (TB1IC) 005C16 Timer B2 interrupt control register (TB2IC) 1005B16 INTO interrupt control register (INT0IC) 005E16 INT1 interrupt control register (INT1IC)	005716	Timer A2 interrupt control register (TA2IC)
005A16		
1005B16   Timer B1 interrupt control register (TB1IC)		Timer A4 interrupt control register (TA4IC)
005C16         Timer B2 interrupt control register (TB2IC)           005D16         INT0 interrupt control register (INT0IC)           005E16         INT1 interrupt control register (INT1IC)		
005D <sub>16</sub> INTO interrupt control register (INTOIC) 005E <sub>16</sub> INT1 interrupt control register (INTIC)		
005E16 INT1 interrupt control register (INT1IC)		
iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii		
005F16   INT2 interrupt control register (INT2IC)		
	005F16	INT2 interrupt control register (INT2IC)

Figure 2.1.3 Control register allocation 1



0000		1 .000	
038016	Count start flag (TABSR)	03C016	A-D register 0 (AD0)
038116	Clock prescaler reset flag (CPSRF)	03C116	7. 2 register 6 (7.2-6)
038216	One-shot start flag (ONSF)	03C216	A-D register 1 (AD1)
038316	Trigger select register (TRGSR)	03C3 <sub>16</sub>	A-D register 1 (AD1)
038416	Up-down flag (UDF)	03C416	A.D 0 (AD0)
038516	op down nag (obi )	03C516	A-D register 2 (AD2)
038616		03C616	
038716	Timer A0 (TA0)	03C016	A-D register 3 (AD3)
L	· '	1	- ' '
038816	Timer A1 (TA1)	03C816	A-D register 4 (AD4)
038916	1111017(17(17)	03C916	7. 2 Togistor 1 (7.12.1)
038A <sub>16</sub>	T: AO (TAO)	03CA <sub>16</sub>	A-D register 5 (AD5)
038B <sub>16</sub>	Timer A2 (TA2)	03CB <sub>16</sub>	7 D Toglotor & (7 Do)
038C <sub>16</sub>		03CC16	A. D. register C. (A.DC)
038D16	Timer A3 (TA3)	03CD <sub>16</sub>	A-D register 6 (AD6)
038E <sub>16</sub>		03CE <sub>16</sub>	
038F16	Timer A4 (TA4)	03CF16	A-D register 7 (AD7)
039016		03D016	
039116	Timer B0 (TB0)	03D116	
039216	` '	03D116	
	Timer B1 (TB1)		
039316		03D316	
039416	Timer B2 (TB2)	03D416	A-D control register 2 (ADCON2)
039516	TITIO DE (TDE)	03D516	
039616	Timer A0 mode register (TA0MR)	03D616	A-D control register 0 (ADCON0)
039716	Timer A1 mode register (TA1MR)	03D716	A-D control register 1 (ADCON1)
039816	Timer A2 mode register (TA2MR)	03D816	D-A register 0 (DA0)
039916	Timer A3 mode register (TA3MR)	03D916	2 / regioter e (2/to)
039A <sub>16</sub>		03DA <sub>16</sub>	D. A. register 1 (DA1)
039B16	Timer A4 mode register (TA4MR)	03DA16	D-A register 1 (DA1)
L	Timer B0 mode register (TB0MR)		D. A (D.A.COLI)
039C <sub>16</sub>	Timer B1 mode register (TB1MR)	03DC16	D-A control register (DACON)
039D <sub>16</sub>	Timer B2 mode register (TB2MR)	03DD16	
039E <sub>16</sub>		03DE16	
039F <sub>16</sub>		03DF16	
03A016	UART0 transmit/receive mode register (U0MR)	03E016	Port P0 (P0)
03A116	UART0 bit rate generator (U0BRG)	03E116	Port P1 (P1)
03A216	,	03E216	Port P0 direction register (PD0)
03A316	UART0 transmit buffer register (U0TB)	03E316	Port P1 direction register (PD1)
03A416	UART0 transmit/receive control register 0 (U0C0)	03E416	Port P2 (P2)
03A516		03E516	Port P3 (P3)
03A616	UART0 transmit/receive control register 1 (U0C1)	03E616	Port P2 direction register (PD2)
	UART0 receive buffer register (U0RB)	03E716	
03A716			Port P3 direction register (PD3)
03A816	UART1 transmit/receive mode register (U1MR)	03E816	Port P4 (P4)
03A9 <sub>16</sub>	UART1 bit rate generator (U1BRG)	03E916	Port P5 (P5)
03AA16	UART1 transmit buffer register (U1TB)	03EA <sub>16</sub>	Port P4 direction register (PD4)
03AB16	Ortici i transmit banci register (OTTB)	03EB <sub>16</sub>	Port P5 direction register (PD5)
03AC16	UART1 transmit/receive control register 0 (U1C0)	03EC <sub>16</sub>	Port P6 (P6)
03AD16	UART1 transmit/receive control register 1 (U1C1)	03ED16	Port P7 (P7)
03AE16	• , , ,	03EE16	Port P6 direction register (PD6)
03AF16	UART1 receive buffer register (U1RB)	03EF16	Port P7 direction register (PD7)
03B016	UART transmit/receive control register 2 (UCON)	03F016	Port P8 (P8)
03B016	OANT transmittreceive control register 2 (UCON)	03F116	Port P9 (P9)
03B216		03F216	
		03F216 03F316	Port P8 direction register (PD8)
03B316			Port P9 direction register (PD9)
03B416		03F416	Port P10 (P10)
03B516		03F516	
03B616		03F616	Port P10 direction register (PD10)
03B716		03F716	
03B816	DMA0 cause select register (DM0SL)	03F816	
03B916	<b>V</b> /	03F9 <sub>16</sub>	
03BA16	DMA1 cause select register (DM1SL)	03FA <sub>16</sub>	
03BB16	: saass solest (sg.otor (birriot)	03FB <sub>16</sub>	
03BC16		03FC16	Pull-up control register 0 (PUR0)
03BD16	CRC data register (CRCD)	03FD <sub>16</sub>	
03BD16	ODO institute pinton (ODO)	03FE16	Pull-up control register 1 (PUR1)
	CRC input register (CRCIN)		Pull-up control register 2 (PUR2)
03BF16		03FF16	

Figure 2.1.4 Control register allocation 2



#### **Determination of Operation Mode**

The M16C/60 group operation mode is determined by bits 0 and 1 of the processor mode register 0 (address 00004H).

Figure 2.1.5 shows the configuration of processor mode register 0.

#### Processor mode register 0 (Note 1)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol PM0	Address 0004 <sub>16</sub>	When reset 0016 (Note 2)	
								Bit symbol	Bit name	Function	RW
								PM00	Processor mode bit	0 0: Single-chip mode 0 1: Memory expansion mode	00
						į		PM01		1 0: Inhibited 1 1: Microprocessor mode	00
					į.			PM02	R/W mode select bit	0 : RD,BHE,WR 1 : RD,WRH,WRL	00
								PM03	Software reset bit	The device is reset when this bit is set to "1". The value of this bit is "0" when read.	00
								PM04	Multiplexed bus space select bit	0 0 : Multiplexed bus is not used 0 1 : Allocated to CS2 space	00
		i.						PM05		1 0 : Allocated to CS1 space 1 1 : Allocated to entire space (Note 4)	00
								PM06	Port P40 to P43 function select bit (Note 3)	0 : Address output 1 : Port function (Address is not output)	00
Ĺ.								PM07	BCLK output disable bit	0 : BCLK is output 1 : BCLK is not output (Pin is left floating)	00

Note 1: Set bit 1 of the protect register (address 000A<sub>16</sub>) to "1" when writing new values to this register.

Figure 2.1.5 Processor mode register 0

Note 2: If the Vcc voltage is applied to the CNVss, the value of this register when reset is 0316. (PM00 and PM01 are both set to "1".)

Note 3: Valid in microprocessor and memory expansion modes.

Note 4: In microprocessor mode, multiplexed bus for the entire space cannot be selected. In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.

#### 2.1.3 Fixed Vector Area

The M16C/60 group fixed vector area consists of addresses FFE00H to FFFFH. Addresses FFE00H to FFFDBH in this area constitute a special page vector table. This table is used to store the start addresses of subroutines and jump addresses, so that subroutine call and jump instructions can be executed using two bytes, helping to reduce the number of program steps.

Addresses FFFDCH to FFFFFH in the fixed vector area constitute a fixed interrupt vector table for reset and NMI. This table is used to store the start addresses of interrupt routines. An interrupt vector table for timer interrupts, etc. can be set at any desired address by an internal register (INTB). For details, refer to the section dealing with interrupts in Chapter 4.

## **Memory Mapping in Fixed Vector Area**




Figure 2.1.6 Memory mapping in fixed vector area



# 2.2 Register Set

This section describes the general-purpose and control registers of the M16C/60 series CPU core.

#### **Register Structure**

Figure 2.2.1 shows the register structure of the M16C/60 series CPU core. Seven registers--R0, R1, R2, R3, A0, A1, and FB--are available in two sets each. The following shows the function of each register.

#### **General-purpose registers**

(1) Data registers (R0, R1, R2, R3)

These registers consist of 16 bits each and are used mainly for data transfer and arithmetic/logic operations.

Registers R0 and R1 can be used separately for upper bytes (R0H, R1H) and lower bytes (R0L, R1L) as 8-bit data registers. For some instructions, registers R2 and R0 and registers R3 and R1 can be combined for use as 32-bit data registers (R2R0, R3R1), respectively.

(2) Address registers (A0, A1)

These registers consist of 16 bits, and have the functions equivalent to those of the data registers. In addition, these registers are used in address register indirect addressing and address register relative addressing.

For some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

(3) Frame base register (FB)

This register consists of 16 bits, and is used in FB relative addressing.

(4) Static base register (SB)

This register consists of 16 bits, and is used in SB relative addressing.

#### **Control registers**

(5) Program counter (PC)

This counter consists of 20 bits, indicating the address of an instruction to be executed.

(6) Interrupt table register (INTB)

This register consists of 20 bits, indicating the start address of an interrupt vector table.

(7) Stack pointers (USP, ISP)


There are two stack pointers: a user stack pointer (USP) and an interrupt stack pointer (ISP). Both of these pointers consist of 16 bits.

The stack pointers used (USP or ISP) are switched over by a stack pointer select flag (U flag). The U flag is assigned to bit 7 of the flag register (FLG).

(8) Flag register (FLG)

This register consists of 11 bits, each of which is used as a flag.







## Flag Register (FLG)

Figure 2.2.2 shows the bit configuration of the flag register (FLG). The function of each flag is described below.

#### Bit 0: Carry flag (C flag)

This bit holds a carry or borrow that has occurred in an arithmetic/logic operation or a bit that has been shifted out.

#### • Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is 1, a single-step interrupt is generated after instruction execution. When the interrupt is accepted, this flag is cleared to 0.

#### • Bit 2: Zero flag (Z flag)

This flag is set to 1 when the operation resulted in 0; otherwise, the flag is 0.

#### • Bit 3: Sign flag (S flag)

This flag is set to 1 when the operation resulted in an negative number. The flag is 0 when the result is positive.

#### • Bit 4: Register bank specifying flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when the flag is 0. Register bank 1 is selected when the flag is 1.

#### • Bit 5: Overflow flag (O flag)

This flag is set to 1 when the operation resulted in an overflow.

#### • Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

The interrupt is enabled when the flag is 1, and is disabled when the flag is 0. This flag is cleared to 0 when the interrupt is accepted.

#### • Bit 7: Stack pointer specifying flag (U flag)

The user stack pointer (USP) is selected when this flag is 1. The interrupt stack pointer (ISP) is selected when the flag is 0.

This flag is cleared to 0 when a hardware interrupt is accepted or an INT instruction of software interrupt numbers 0 to 31 is executed.

#### • Bits 8 to 11: Reserved.


## • Bits 12 to 14: Processor interrupt priority level (IPL)

The processor interrupt priority level (IPL) consists of three bits, specifying the IPL in eight levels from level 0 to level 7.

If the priority level of a requested interrupt is greater than the IPL, the interrupt is enabled.

• Bit 15: Reserved.







# Register Status after Reset is Cleared

Table 2.2.1 lists the status of each register after a reset is cleared. (See Note below.)

# Table 2.2.1 Register Status after Reset Cleared


Register Name	Status after Reset is Cleared		
Data registers (R0, R1, R2, R3)	0000H 0000H		
Address registers (A0, A1)			
Frame base register (FB)	0000H		
Interrupt table register (INTB)	00000H		
User stack pointer (USP)	0000H		
Interrupt stack pointer (ISP)	0000H		
Static base register (SB)	0000H		
Flag register (FLG)	0000H		



# 2.3 Data Types

There are four data types handled by the M16C/60, M16C/20 series: integer, decimal (BCD), string, and bit. This section describes these data types.

#### Integer



### **Decimal (BCD)**

The BCD code is handled in packed format.

This type of data can be used in four kinds of decimal arithmetic instructions: DADC, DADD, DSBB, and DSUB.



Figure 2.3.2 Decimal data



#### **String**

A string is a block of data comprised of a consecutive number of 1-byte or 1-word (16-bit) data. This type of data can be used in three kinds of string instructions: SMOVB, SMOVF, and SSTR.




Figure 2.3.3 String data

## Bit

Bit can be used in 14 kinds of bit instructions, including BCLR, BSET, BTST, and BNTST. Bits in each register are specified by a register name and a bit number, 0 to 15. Memory bits are specified by a different method in a different range depending on the addressing mode used. For details, refer to Section 2.5.4, "Bit Instruction Addressing".




Figure 2.3.4 Specification of register bits




Figure 2.3.5 Specification of memory bits



# 2.4 Data Arrangement

The M16C/60, M16C/20 series can handle nibble (4-bit) and byte (8-bit) data efficiently. This section explains the data arrangements that can be handled by the M16C/60, M16C/20 series.

#### **Data Arrangement in Register**

Figure 2.4.1 shows the relationship between the data sizes and the bit numbers of a register. As shown below, the bit number of the least significant bit (LSB) is 0. The bit number of the most significant bit (MSB) varies with the data sizes handled.




Figure 2.4.1 Data arrangement in register

## **Data Arrangement in Memory**

Figure 2.4.2 shows the data arrangement in the M16C/60, M16C/20 series memory. Data is arranged in memory in units of 8 bits as shown below. A word (16 bits) is divided between the lower byte and the upper byte, with the lower byte, DATA(L), placed in a smaller address location. Similarly, addresses (20 bits) and long words (32 bits) are located in memory beginning with the lower byte, DATA(L) or DATA(LL).




Figure 2.4.2 Data arrangement in memory

# 2.5 Addressing Modes

This section explains the M16C/60, M16C/20 series addressing.

## 2.5.1 Types of Addressing Modes

The three types of addressing modes shown below are available.

- (1) General instruction addressing .... An area from address 00000H to 0FFFFH is accessed.
- (2) Special instruction addressing ..... The entire address area from 00000H to FFFFH is accessed.
- (3) Bit instruction addressing ...... An area from address 00000H to 0FFFFH is accessed in units of bits. This addressing mode is used in bit instructions.

## **List of Addressing Modes**

All addressing modes are summarized in Table 2.5.1 below.

Table 2.5.1 Addressing Modes of M16C/60, M16C/20 Series

Item	Content							
Addressing mode	General instruction	Special instruction	Bit instruction					
Immediate	O #imm: 8/16 bits	Х	х					
Register direct	O Data and address registers only	O R2R0 or R3R1 or A1A0 * SHL, SHA, JMPI, and JSRI instructions only	O R0, R1, R2, R3, A0, and A1 only					
Absolute	O abs: 16 bits (0 to FFFFH)	O abs: 20 bits (0 to FFFFFH)  * LDE, STE, JMP, and JSR instructions only	O bit,base: 16 bits (0 to 1FFFH					
Address register indirect	O [A0] or [A1] without dsp	O [A1A0] without dsp * LDE and STE instructions only	O [A0] or [A1] without dsp (0 to 1FFFH)					
Address register relative	O [A0] or [A1] dsp: 8/16 bits	O [A0] dsp: 20 bits only * LDE, STE, JMPI, and JSRI instructions only	O [A0] or [A1] dsp: 8/16 bits					
SB relative and FB relative	O [SB]dsp: 8/16bit (0 to 255 / 0 to 65534) O [FB]dsp: 8bit(-128 to +127)	Х	O [SB] dsp: 8/11/16 bits (0 to 31/0 to 255/0 to 8191) O [FB]dsp: 8bit (-16 to +15)					
Stack pointer relative	O [SP] dsp: 8 bits (-128 to +127) * MOV instruction only	х	x					
Program counter relative	x	O label .S: +2 to +9 .B: -128 to +127 .W: -32768 to +32767 * JMP and JSR instructions only	x					
Control register direct	х	O INTBL, INTBH, ISP, USP, SB, FB, FLG  * LDC, STC, PUSHC, and POPC instructions only	х					
FLG direct	х	х	O U, I, O, B, S, Z, D, and C flag * FCLR and FSET instruction only					



## 2.5.2 General Instruction Addressing

This section explains each addressing in the general instruction addressing mode.

#### **Immediate**

The immediate indicated by #IMM is the subject on which operation is performed. Add a # before

the immediate.

Symbol: #IMM, #IMM8, #IMM16, #IMM20

Example: #123 (decimal)

#7DH (hexadecimal) #01111011B (binary)

#### **Absolute**

The value indicated by abs16 is the effective address on which operation is performed. The range of effective addresses is 00000H to 0FFFFH.

Symbol: abs16

Example: 8000H

DATA (label)




Figure 2.5.1 Absolute addressing

#### Register direct

A specified register is the subject on which operation is performed. However, only the data and address registers can be used here.

Symbol: 8 bits R0L, R0H, R1L, R1H 16 bits R0, R1, R2, R3, A0, A1

# **Address Register Indirect**

The value of an address register is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH.

Symbol: [A0], [A1]

Example: MOV.B #12H, [A0]




Figure 2.5.2 Address register indirect addressing



## **Address Register Relative**

The value of an address register plus a displacement (dsp)<sup>(Note)</sup> is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored. Symbol: dsp:8[A0], dsp:16[A0], dsp:8[A1], dsp:16[A1]

## (1) When dsp is handled as a displacement

Example: MOV.B #34H,5[A0]

00000H

01000H

A0 1000H

01000H

0

**FFFFFH** 

Figure 2.5.3 Address register relative addressing 1

# (2) When address register (A0) is handled as a displacement

#### Figure 2.5.4 Address register relative addressing 2

#### (3) When the addition result exceeds 0FFFFH

Example: MOV.B #56H,1234H[A0]




Figure 2.5.5 Address register relative addressing 3

Note: The displacement (dsp) refers to a displacement from the reference address. In this manual, 8-bit dsp is expressed as dsp:8, and 16-bit dsp is expressed as dsp:16.



#### **SB** Relative

The value of the SB register plus dsp is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: dsp:8[SB], dsp:16[SB] Example: MOV.B #12H,5[SB]




Figure 2.5.6 SB relative addressing



#### **FB** Relative

The value of the FB register plus dsp is the effective address to be operated on. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored. Symbol: dsp:8[FB]

# (1) When dsp is a positive value

Example: MOV.B #12H,5[FB]




Figure 2.5.7 FB relative addressing 1

# (2) When dsp is a negative value




Figure 2.5.8 FB relative addressing 2



## Column Relative

#### Difference between SB Relative and FB

In SB relative addressing, the value of the SB register plus dsp is the effective address to be operated on. The relative range is 0 to +255 (FFH) for dsp:8 [SB] and 0 to +65,535 (FFFFH) for dsp:16 [SB].

In FB relative addressing, the value of the FB register plus/minus dsp is the effective address to be operated on. The relative range is -128 to +127 (80H to 7FH). In this addressing mode, addresses can be accessed in the negative direction. An 8-bit dsp is the only valid displacement; 16-bit dsp cannot be used.




Figure 2.5.9 SB relative and FB relative addressing



#### Column

## **Application Example of SB Relative**

SB relative addressing can be used in the specific data tables of tasks as shown in Figure 2.5.10. The data necessary to operate on each task is switched over as tasks are switched from one to another. If SB relative addressing is used for this purpose, data can be switched over simply by rewriting the SB register.




Figure 2.5.10 Application example of SB relative addressing

## Column Relative

# Application Example of FB

FB relative addressing can be used for the stack frame that is created when calling a function, as shown in Figure 2.5.11. Since the local variable area in the stack frame is located in the negative direction of addresses, FB relative addressing is needed because it allows for access in both positive and negative directions from the base.

<Accessing local variable area>




Figure 2.5.11 Application example of FB relative addressing



## **Stack Pointer Relative (SP Relative)**

In this addressing mode, the value of SP plus dsp or the value of the SP register minus dsp is the effective address to be operated on. This addressing mode can only be used in the MOV instruction. Note that the immediate cannot be transferred in this mode. The range of effective addresses is 00000H to 0FFFFH. If the addition result exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: dsp:8[SP]

(1) When dsp is a positive value Example: MOV.B R0L,5[SP]




Figure 2.5.12 SP relative addressing 1

(2) When dsp is a negative value Example: MOV.B R0L,-5[SP]




Figure 2.5.13 SP relative addressing 2



### Column •

## **Relative Address Ranges of Relative Addressing**

The relative address ranges of relative addressing are summarized in Table 2.5.2.

Table 2.5.2 Relative Address Ranges of Relative Addressing

Addressing Mode	Description Format	Relative Range
Address register relative	dsp:8[An] dsp:16[An] dsp:20[An] (Note)	0 to 255(0FFH) 0 to 65535(0FFFFH) 0 to 1048575(0FFFFFH)
SB and FBrelative	dsp:8[SB] dsp:16[SB] dsp:8[FB]	0 to 255(0FFH) 0 to 65535(0FFFFH) -128(80H) to +127(7FH)
Stack pointerrelative	dsp:8[SP]	-128(80H) to +127(7FH)

# 2.5.3 Special Instruction Addressing

In this addressing mode, an address space from 00000H to FFFFH can be accessed. This section explains each addressing in the special instruction addressing mode.

### 20 Bit Absolute

A specified 20-bit value is the effective address to be operated on. The range of effective addresses is 00000H to FFFFH. This 20-bit absolute addressing can be used in LDE, STE, JMP, and JSR instructions.

Symbol: abs20

Example: LDE.B DATA, R0L




Figure 2.5.14 20-bit absolute addressing



## 32 Bit Register Direct

A 32-bit register consisting of two concatenated 16-bit registers is the subject on which operation is performed. Register pairs R2R0 and R3R1 can be used in SHL (logical shift) and SHA (arithmetic shift) instructions. Register pairs R2R0, R3R1, and A1A0 can be used in JMPI (indirect jump) and JSRI (indirect subroutine call) instructions.

Symbol: R2R0, R3R1, A1A0




Figure 2.5.15 32-bit register

(Example) SHL.L #4,R2R0 ----- A 32-bit value in R2R0 is shifted by 4 bits to the left.

Number of times the bits are shifted

(Example) JMPI.A R2R0 ----- Control jumps to the effective address (20000H) indicated by the value in R2R0.




Figure 2.5.16 32-bit register direct addressing

## **Control Register Direct**

This is an addressing mode where a control register is accessed. This addressing mode can be used in LDC, STC, PUSHC, and POPC instructions.

Symbol: INTBL, INTBH, ISP, SP(Note), SB, FB, FLG

Note: If SP is specified, operation is performed on the stack pointer indicated by the U flag.

## 32 Bit Address Register Indirect

A 32-bit value of two concatenated address registers is the effective address to be operated on. The range of effective addresses is 00000H to FFFFH. If the value of the concatenated registers exceeds FFFFH, the most significant bits above and including bit 21 are ignored. This addressing can be used in LDE and STE instructions.

Symbol: [A1A0]

Example: LDE.B [A1A0], R0L




Figure 2.5.17 32-bit address register indirect addressing



## Address Register Relative with 20 Bit Displacement

The value of an address register plus dsp is the effective address to be operated on. The range of effective addresses is 00000H to FFFFH. If the addition result exceeds FFFFH, the most significant bits above and including bit 21 are ignored. This addressing can be used in LDE, STE, JMPI, and JSRI instructions.

Symbol: dsp:20[A0], dsp:20[A1]

## (1) When used in LDE/STE instruction

Example: LDE.B 40000H[A0], R0L




Figure 2.5.18 Address register relative addressing with 20-bit dsp 1

#### (2) When used in JMPI/JSRI instruction

Example: JMPI.A 40000H[A0]




Figure 2.5.19 Address register relative addressing with 20-bit dsp 2



#### **PC** Relative

The value of the program counter (PC) plus dsp is the effective address to be operated on. The value of the PC here is the start address of an instruction in which this addressing is used. The PC relative addressing can be used in JMP and JSR instructions.

(1) When jump distance specifier (.length) is .S Symbol: label ( $PC+2 \le label \le PC+9$ )




Figure 2.5.20 PC relative addressing 1

(2) When jump distance specifier (.length) is .B Symbol: label (PC-128 ≤ label ≤ PC+127)




Figure 2.5.21 PC relative addressing 2

(3) When jump distance specifier (.length) is .W Symbol: label(PC-32768 ≤ label ≤ PC+32767)




Figure 2.5.22 PC relative addressing 3



# 2.5.4 Bit Instruction Addressing

In this mode, an address space from 00000H to 0FFFFH is accessed in units of bits. This addressing is used in bit manipulating instructions. This section explains each addressing in the bit instruction addressing mode.

## **Absolute**

Operation is performed on the bit that is away from bit 0 at the address indicated by base by a number of bits indicated by bit.

The range of addresses that can be specified is 00000H to 01FFFH.

Symbol: bit,base16




Figure 2.5.23 Bit instruction absolute addressing 1

Example 1: BCLR 18,base\_addr Example 2: BCLR 4,base\_addr2

Example 3: 10,base\_addr2 Æ Example 3 cannot be specified.




Figure 2.5.24 Bit instruction absolute addressing 2



## **Register Direct**

In this mode, a bit of a 16-bit register (R0, R1, R2, R3, A0, or A1) is specified directly. A number

from 0 to 15 is used to specify the bit position. Symbol: bit,R0, bit,R1, bit,R2, bit,R3, bit,A0, bit,A1

Example: BCLR 6,R0




Figure 2.5.25 Bit instruction register direct addressing

#### **FLG Direct**

This addressing can be used in FCLR and FSET instructions. The bit positions that can be specified here are only the 8 low-order bits of the FLG register.

Symbol: U, I, O, B, S, Z, D, C

Example: FSET U




Figure 2.5.26 Bit instruction FLG direct addressing



## **Address Register Indirect**

Operation is performed on the bit that is away from bit 0 at address 00000H by a number of bits indicated by the address register (A0 or A1).

The range of addresses that can be specified is 00000H to 01FFFH.

Symbol: [A0], [A1] Example: BCLR [A0]




Figure 2.5.27 Bit instruction address register indirect addressing

## **Address Register Relative**

Operation is performed on the bit that is away from bit 0 at the address indicated by base by a number of bits indicated by the address register (A0 or A1).

The address range that can be specified is an 8 Kbyte area (1FFFH) from the address indicated by base. However, the range of effective addresses is 00000H to 0FFFFH. If the address of the bit to be operated on exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: base:8[A0], base:16[A0], base:8[A1], base:16[A1]

Example: BCLR 5[A0]




Figure 2.5.28 Bit instruction address register relative addressing



#### **SB** Relative

In this mode, the address is referenced to the value indicated by the SB register. The value of the SB register has base added without a sign. The resulting value indicates the reference address, so operation is performed on the bit that is away from bit 0 at that address by a number of bits indicated by bit.

The address range that can be specified is an 8 Kbyte area from the address indicated by the SB register. However, the range of effective addresses is 00000H to 0FFFFH. If the address of the bit to be operated on exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: bit,base:8[SB], bit,base:11[SB], bit,base:16[SB]

Note: bit,base:8 [SB]: One bit in an area of up to 32 bytes can be specified. bit,base:11 [SB]: One bit in an area of up to 256 bytes can be specified. bit,base:16 [SB]: One bit in an area of up to 8 Kbytes can be specified.

Example: BCLR 13,8[SB]




Figure 2.5.29 Bit instruction SB relative addressing



#### **FB** Relative

In this mode, the address is referenced to the value indicated by the FB register. The value of the FB register has base added with the sign included. The resulting value indicates the reference address, so operation is performed on the bit that is away from bit 0 at that address by a number of bits indicated by bit.

The address range that can be specified is a 16 byte area in the direction toward smaller addresses or a 15 byte area in the direction toward larger addresses from the address indicated by the FB register. However, the range of effective addresses is 00000H to 0FFFFH. If the address of the bit to be operated on exceeds 0FFFFH, the most significant bits above and including bit 17 are ignored.

Symbol: bit, base:8[FB] Example: BCLR 5,-8[FB]




Figure 2.5.30 Bit instruction FB relative addressing



#### Column

## **Relationship between Number of Bits and Address**

To get an address from a number of bits, it is necessary to convert the number of bits into a "number of bytes and number of bits" first. For this conversion, the number of bits is divided by 8, because one byte is eight bits. This is shown in Figure 2.5.31. The conversion is accomplished by shifting the bit train right by three bits, so that 1234H bits are changed to "246H bytes + 4 bits" as shown below.

Figures 2.5.32 through 2.5.34 show examples of main addressing calculations.




Figure 2.5.31 Conversion from a number of bits to address

(1) Address register indirect Example: BCLR [A0]




Figure 2.5.32 Calculation of bit position in address register indirect addressing

(2) Address register relative Example: BCLR 5[A0]

A0 is a number of bits; dsp is an address. Therefore, the bit train is shifted right by three bits to obtain a number of bytes or an address.




Figure 2.5.33 Calculation of bit position in address register relative addressing



#### (3) SB relative

Example: BCLR 5, 0500H [SB] Since SB and base are addresses, they are added directly. Since bit is a number of bits, it is shifted right three bits to calculate the address.




Figure 2.5.34 Calculation of bit position in SB relative addressing



## 2.5.5 Instruction Formats

There are four instruction formats: generic, quick, short, and zero. The assembler chooses one format from these four in order to reduce a number bytes in the operand as it generates code for the instruction. Since the assembler has a function to optimize the generated code, the user do not need to specify. Only when it is desirable to specify the format of the code generated by the assembler, add a format specifier.

#### **Instruction Formats**

#### 1. Generic format (:G)

The op-code contains src and dest addressing information also.

Op-code	src code	dest code
2 bytes	0 to 3 bytes	0 to 3 bytes

#### 2. Quick format (:Q)

The op-code contains a verb and immediate data and dest addressing information also. However, the immediate data included in the op-code is a numeral that can be expressed by 7 to +8 or -8 to +7 (varies with each instruction).

Op-code	dest code
2 bytes	0 to 2 bytes

#### 3. Short format (:S)

The op-code contains src and dest addressing information also. This format is used in some limited addressing modes.

Op-code	src code	dest code
1 byte	0 to 2 bytes	0 to 2 bytes

#### 4. Zero format (:Z)

The op-code contains a verb and immediate data and dest addressing information also. However, the immediate data is fixed to 0. This format is used in some limited addressing modes.

Op-code	dest code
1 byte	0 to 2 bytes



# 2.6 Instruction Set

This section explains the instruction set of the M16C/60 series. The instruction set is summarized by function in list form. In addition, some characteristic instructions among the instruction set are explained in detail.

The table below shows the symbols used in the list and explains their meanings.

Symbol	Meaning
src	Operand that does not store processing result.
dest	Operand that stores processing result.
label	Operand that means an address.
abs16	16-bit absolute value.
abs20	20-bit absolute value.
dsp:8	8-bit displacement.
dsp:16	16-bit displacement.
dsp:20	20-bit displacement.
#IMM	Immediate.
.size	Size specifier (.B, .W)
.length	Jump distance specifier (.S, .B, .W, .A)
<b>←</b>	Transfers in the direction of arrow.
+	Add.
_	Subtract.
*	Multiply.
1	Divide.
&	Logical AND.
	Logical OR.
٨	Exclusive OR.
_	Negate.
	Absolute value.
EXT( )	Extend sign in ( ).
U, I, O, B, S, Z, D, C	Flag name.
R0L, R0H, R1, R1H	8-bit register name.
R0, R1, R2, R3, A0, A1	16-bit register name.
R2R0, R3R1, A1A0	32-bit register name.
SB, FB, SP, PC	Register name.
MOV <i>Dir</i> , BM <i>Cnd</i> , J <i>Cnd</i>	Dir (direction) and Cnd (condition) mnemonics are shown in italic.
J <i>GEU/C</i> , J <i>EQ/Z</i>	Indicate that JGEU/C is written as JGEU or JC, and that JEQ/Z is written as JEQ or JZ.
"O"	(Addressing) Can be used.
	(Flag change) Flag changes according to execution result.
"_"	(Flag change) Flag does not change.



# 2.6.1 Instruction List

In this and following pages, instructions are summarized by function in list form, showing the content of each mnemonic, addressing, and flag changes.

### **Transfer**

Explanation
Transfers src to dest or sets immediate in dest.
Transfers address in src to dest.
Transfers 4 high-order bits in src to 4 high-order bits in dest.
Transfers 4 high-order bits in src to 4 low-order bits in dest.
Transfers 4 low-order bits in src to 4 high-order bits in dest.
Transfers 4 low-order bits in src to 4 low-order bits in dest.
Restores value from stack area.
Restores multiple register values collectively from stack area.
Saves register/memory/immediate to stack area.
Saves address in src to stack area.
Saves multiple registers to stack area.
Transfers src from extended data area.
Transfers src to extended data area.
Transfers src when Z flag = 0.
Transfers src when Z flag = 1.
Transfers src1 when Z flag = 1 or src2 when Z flag = 0.
Exchanges src and dest.



- \*a R0L register is selected for src or dest.
- \*d R0L or R0H is selected.
- \*b Can be selected from R0L, R0H, R1L, or R1H. \*e dsp:8 [SB] or dsp:8 [FB] is selected.

\*c Immediate is 8 bits.

Addressing													Fla	ıg c	har	nne		
	Gei	neral in	struction	1	1				struction	1			1 16	ig c	IIai	ige —		
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	-	0	В	S	Z	D	С
src	0	0	0	0	0										0	0		
dest		0	0	0	0													
src		0			0	l <sub></sub>					_				_	_	_	
dest			0															
src			R0L*a															
dest		0	O*b	0	0						_	_	_	_	_	_	l_	_
src		0	O*b	0	0	l												
dest			R0L*a														_	
dest		0	0	0	0						_	_	_	_	_	_		
dest			0							0	_	_	_	_	_	_	_	
src	0	0	0	0	0						_	_	_	_	_	_		
src		0			0						_	_	_	_	_	_		
src			0							0	_	_	_	_	_	_		
src						0		0	dsp:20[A0]		_	_	_	_	0	0	<b> </b> —	_
dest		0	0	0	0												_	$\square$
src 		_ O 	0	_ 0	0	 			 		_	_	_	_	0	0	<b> </b> —	-
dest						0		0	dsp:20[A0]								_	
src 	O*C		- * -						<del> </del>		_	_	_	_	_	_	-	-
dest	O*C	0	O*d		O <sup>*e</sup>													$\square$
src	O*C 		 O*d		O <sup>*e</sup>						_	_	_	_	_	_	-	-
dest src1,src2	O*C	0	U		U	-												$\vdash \vdash$
dest		 O	O*d								-	_	—	_	_	_	-	$\left -\right $
src			0		0 1													H
dest		 O		 O	0						-	_	_	_	_	_		$\left -\right $



# **Bit Manipulation**

Mne	monic	Explanation									
BAND	src	C flag ←src & C flag	; ANDs bits.								
BCLR	dest	dest ← 0	; Clears bit.								
BM GEU/C	dest	If $C = 1$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$	; Conditionally transfers bit.								
BM <i>LTU/NC</i>	dest	If $C = 0$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>EQ/Z</i>	dest	If $Z = 1$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>NE/NZ</i>	dest	If $Z = 0$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>GTU</i>	dest	If C & $\overline{Z}$ = 1, dest $\leftarrow$ 1; otherwise, dest $\leftarrow$ 0									
BM <i>LEU</i>	dest	If C & $\overline{Z} = 0$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>PZ</i>	dest	If $S = 0$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>N</i>	dest	If S = 1, dest $\leftarrow$ 1; otherwise, dest $\leftarrow$ 0									
BM <i>GE</i>	dest	If S $\land$ O = 0, dest $\leftarrow$ 1; otherwise, dest $\leftarrow$ 0									
BM <i>LE</i>	dest	If $(S \land O) \mid Z = 1$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>GT</i>	dest	If $(S \land O) \mid Z = 0$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>LT</i>	dest	If S $\land$ O = 1, dest $\leftarrow$ 1; otherwise, dest $\leftarrow$ 0									
BM <i>O</i>	dest	If $O = 1$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BM <i>NO</i>	dest	If $O = 0$ , dest $\leftarrow 1$ ; otherwise, dest $\leftarrow 0$									
BNAND	src	C flag ← src & C flag	; ANDs inverted bits.								
BNOR	src	C flag ← src   C flag	; ORs inverted bits.								
BNOT	dest	Inverts dest and stores in dest	; Inverts bit.								
BNTST	src	$Z flag \leftarrow \overline{src}, C flag \leftarrow \overline{src}$	; Tests inverted bit.								
BNXOR	src	C flag ← src ^ C flag	; Exclusive ORs inverted bits.								
BOR	src	C flag ← src   C flag	; ORs bits.								
BSET	dest	dest ←1	; Sets bit.								
втѕт	src	$Z flag \leftarrow \overline{src}, C flag \leftarrow src$	; Tests bit.								
втѕтс	dest	$ Z flag \leftarrow \overline{dest}, C flag \leftarrow dest, dest \leftarrow 0 $	; Tests and clears bit.								
BTSTS	dest	$Z \text{ flag} \leftarrow \overline{\text{dest}}, C \text{ flag} \leftarrow \text{dest}, \text{dest} \leftarrow 1$	; Tests and sets bit.								
BXOR	src	C flag ← src ^ C flag	; Exclusive ORs bits.								



		Ac	Idressi	ing		Flag change								
		Bit	instruc	tion				ı ıa	y on	unge	,			
Operand	Absolute	Register direct	Register indirect	Register relative	Flag direct	U	_	0	В	S	Z	D	С	
src	0	0	0	0		_	_	_	_	—	_	_	0	
dest	0	0	0	0		_		_	_	_	_	_	_	
dest	0	0	0	0	0	_	_		_	_		_	O*f	
src	0	0	0	0		_		_	_	_	_	_	0	
src	0	0	0	0									0	
dest	0	0	0	0			_	_	_	_	_	_	_	
src	0	0	0	0		_	_	_	_	_	0	_	0	
src	0	0	0	0		_		_	_	_	_	_	0	
src	0	0	0	0		_	_	_		_	_	_	0	
dest	0	0	0	0									_	
src	0	0	0	0		_	_	_	_	_	0	_	0	
dest	0	0	0	0				_		_	0	_	0	
dest	0	0	0	0		_	_	_		_	0	_	0	
src	0	0	0	0			_	_	_	_	_	_	0	

<sup>\*</sup>f Flag changes when C flag is specified for dest.



## **Arithmetic**

1				
Write .W .B for .siz	or \	emonic	Explanation	
	ABS.size	dest	dest ←  dest	; Absolute value of dest.
	ADC.size	src,dest	dest ← src + dest + C flag	; Adds hexadecimal with carry.
	ADCF.size	dest	dest ← dest + C flag	; Adds carry flag.
	ADD.size	src,dest	dest ← src + dest	; Adds hexadecimal without carry.
	CMP.size	src,dest	dest - src	; Compares, result determined by flag.
	DADC.size	src,dest	dest ← src + dest + C flag	; Adds decimal with carry.
	DADD.size	src,dest	dest ← src + dest	; Adds decimal without carry.
	DEC.size	dest	dest ← dest - 1	; Decrements.
	DIV.size	src	R0 (quotient), R2 (remainder) $\leftarrow$ R2R0 / src	; Divides with sign.
	DIVU.size	src	R0 (quotient), R2 (remainder) $\leftarrow$ R2R0 / src	; Divides without sign.
	DIVX.size	src	R0 (quotient), R2 (remainder) $\leftarrow$ R2R0 / src	; Divides with sign.
	DSBB.size	src,dest	$dest \leftarrow dest  \cdot  src  \cdot  \overline{C  flag}$	; Subtracts decimal with borrow.
	DSUB.size	src,dest	dest ← dest - src	; Subtracts decimal without borrow.
	EXTS.size	dest	dest ← EXT(dest)	; Extends sign in dest.
İ	INC.size	dest	dest ← dest + 1	; Increments.
	MUL.size	src,dest	dest ← dest * src	; Multiplies with sign.



Addressing											Flad	g ch	nano	ae				
_		Gene	ral instr	uction		Spec	ial instru	uction					,	<b>.</b>	,		1 1	,
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	ı	0	В	S	Z	D	С
src		0	0	0	0						_	_	0	_	0	0		0
src	0	0	0	0	0						_	_	0	_	0	0		0
dest		0	0	0	0													
dest		0	0	0	0						_	_	0	_	0	0	_	0
src	0	0	0	0	0										•	(		
dest		0	0	0	0					SP			0		0	0		0
src	0	0	0	0	0			 	 				0		0	0		
dest		0	0	0	0													0
src	0		O <sup>*g</sup>					 	 						0	0		
dest			O <sup>*g</sup>												_			
src	0		O*g						 						0	0		
dest			O <sup>*g</sup>															
dest		0	O*h		O <sup>*i</sup>						_	_	_	_	0	0		
src	0	0	0	0	0						_	_	0	_	_	_	_	
dest	0	0	0	0	0						_	_	0	_	_	_		
src	0	0	0	0	0						_	_	0	_	_	_		
src 	O 		O*g					 	 		_	_	_	_	0	0	_	
dest			O <sup>*g</sup>													_		Щ
src 	O 		O*g					 	 		_	_	_	_	0	0	_	
dest		_	O*g		_													H
dest		0	O*j	0	0						-	_	_		0	0		
dest		0	O*j		O*i						-	_			0	0		
src 	0	0	0	0 	0						_	_	_	_	_	_	_	$ \_ $
dest		0	0		0													Ш

<sup>\*</sup>g src is selected from R0H and R1; dest is selected from R0L and R0.

<sup>\*</sup>h Selected from R0L, R0H, A0, and A1.

<sup>\*</sup>i dsp:8 [SB] or dsp:8 [FB] is selected.

<sup>\*</sup>j Selected from R0L, R0, and R1L.



Write .W or .B for .size.	Mnemonic	Explanation	
MULI	J.size src,dest	dest ← dest * src	; Multiplies without sign.
NEG.	size dest	dest ← 0 - dest	; 2's complement.
RMP	A.size	R2R0 ← sum of products calculation using A0 as multi address, and R3 as operation count	plicand address, A1 as multiplier ; Calculates sum of products.
SBB.	size src,dest	dest ← dest - src - C flag	; Subtracts with borrow.
SUB.	size src,dest	dest ← dest - src	; Subtracts without borrow.



				Α	ddress	sing							Ela	ag c	han			
		Gener	al instr	uction			Speci	al instr	uction				1 16		ııaı	ige		
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	ı	0	В	S	Z	D	С
src	0	0	0	0	0		L		<u> </u>									
dest		0	0	0	0													
dest		0	0	0	0						_	_	0	_	0	0	_	0
-											_	_	0	_	_		_	_
src	0	0	0	0	0											)		0
dest		0	0	0	0	]					_		0		0	0	_	
src	0	0	0	0	0								0		0			0
dest		O	0	O	0										J	0		



# Logic

Write .W	V or	monic	Explanation	
	AND.size	src,dest	dest ← src & dest	; Logical AND.
	NOT.size	dest	dest ← dest	; Inverts all bits.
	OR.size	src,dest	dest ← src   dest	; Logical OR.
	TST.size	src,dest	src & dest	; Test.
	XOR.size	src,dest	dest ← dest ^ src	; Exclusive OR.

# Shift

Write .W	V or	nonic	Explanation
	ROLC.size	dest	Rotates dest left by 1 bit including C flag.
	RORC.size	dest	Rotates dest right by 1 bit including C flag.
	ROT.size	src,dest	Rotates dest the number of bits specified by src.
	SHA.size	src,dest	Numerically shifts dest the number of bits specified by src.
	SHL.size	src,dest	Logically shifts dest the number of bits specified by src.



				A	ddressi	ng							_					
	General instruction Special instruction												FIE	ag c	har	nge		
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	ı	0	В	Ø	Z	D	С
src	0	0	0	0	0										0	0		
dest		0	0	0	0				T			_			O	O		
dest		0	0	0	0						_	_	_	_	0	0	_	_
src	0	0	0	0	0										)	)		
dest		0	0	0	0							_			0	0		
src	0	0	0	0	0										0	(		
dest		0	0	0	0										O	0		
src	0	0	0	0	0										0	0		
dest		0	0	0	0										0	0		

				А	ddress	ing							Fla	20.0	har	ana		
		Gener	al instr	uction			Speci	al instr	uction				1 16		ııaı	ige		
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	I	0	В	Ø	Z	D	С
dest		0	0	0	0						_	_	_	_	0	0	_	0
dest		0	0	0	0						_	_	_	_	0	0	_	0
src	O*k		0												0	0		0
dest		0	0	0	0										O	O		
src	O*k		R1H										0		(	(		
dest		0	0	0	0					O*I		_			0	0		0
src	O*k		R1H						l		_	_		_				
dest		0	0	0	0					O*I					0	0		0

<sup>\*</sup>k The range of values that can be used for the immediate is  $-8 \le \#IMM \le +8$ . However, 0 cannot be used.

<sup>\*</sup>I R2R0 or R3R1 is selected.



# Jump

Write .W or B for .size.  ADJNZ.size src,dest,label dest ← dest + src   If result of dest + src is not 0, jump to label ; Add and conditional branch.  SBJNZ.size src,dest,label dest ← dest + src   If result of dest + src is not 0, jump to label ; Add and conditional branch.  JEQUIC label   If C = 1, jump to label; otherwise, execute next instruction ; Conditional branch   If Z = 1, jump to label; otherwise, execute next instruction   If Z = 1, jump to label; otherwise, execute next instruction   If Z = 1, jump to label; otherwise, execute next instruction   If Z = 2 = 0, jump to label; otherwise, execute next instruction   If S = 0, jump to label; oth		1		
If result of dest + src is not 0, jump to label; Add and conditional branch.  SBJNZ.size src,dest,label dest ← dest + src  If result of dest - src is not 0, jump to label; Subtract and conditional branch.  JGEUC label If C = 1, jump to label; otherwise, execute next instruction; Conditional branch  JLTUNC label If C = 0, jump to label; otherwise, execute next instruction.  JEOZ label If Z = 1, jump to label; otherwise, execute next instruction.  JEOZ label If Z = 0, jump to label; otherwise, execute next instruction  JEU label If C & Z = 0, jump to label; otherwise, execute next instruction  JPZ label If S = 0, jump to label; otherwise, execute next instruction  JPZ label If S = 0, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  JEE label If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise	1	V or	monic	Explanation
If result of dest + src is not 0, jump to label; Add and conditional branch.  SBJNZ.size src,dest,label dest ← dest + src  If result of dest - src is not 0, jump to label; Subtract and conditional branch.  JGEUC label If C = 1, jump to label; otherwise, execute next instruction; Conditional branch  JLTUNC label If C = 0, jump to label; otherwise, execute next instruction.  JEOZ label If Z = 1, jump to label; otherwise, execute next instruction.  JEOZ label If Z = 0, jump to label; otherwise, execute next instruction  JEU label If C & Z = 0, jump to label; otherwise, execute next instruction  JPZ label If S = 0, jump to label; otherwise, execute next instruction  JPZ label If S = 0, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  JEE label If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise, execute next instruction  JUT label If S = 0, jump to label; otherwise		ADJNZ.size	src.dest.label	dest ← dest + src
If result of dest - src is not 0, jump to label; Subtract and conditional branch.  JEEUC label				
If result of dest - src is not 0, jump to label; Subtract and conditional branch.  JGEWC label		SBJNZ.size	src,dest,label	dest ← dest + src
JLTUNC label  JEO/Z label  JEO/Z label  JEZ = 1, jump to label; otherwise, execute next instruction.  If Z = 0, jump to label; otherwise, execute next instruction.  JGTU label  If C & Z = 1, jump to label; otherwise, execute next instruction  JGTU label  If C & Z = 1, jump to label; otherwise, execute next instruction  JLEU label  If C & Z = 0, jump to label; otherwise, execute next instruction  JPZ label  If S = 0, jump to label; otherwise, execute next instruction  JPZ label  If S = 0, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  JGE label  If S   O = 1, jump to label; otherwise, execute next instruction  If (S ^ O)   Z = 1, jump to label; otherwise, execute next instruction  If (S ^ O)   Z = 0, jump to label; otherwise, execute next instruction  If S ^ O = 1, jump to label; otherwise, execute next instruction  If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  JMP label  JMP label  JMP label  JMP src  Special page branch  JSR label  JSR.length src  Indirect subroutine call  JSRS src  Special page subroutine call				If result of dest - src is not 0, jump to label ; Subtract and conditional branch.
JEQZ label  JNE/NZ label  JR Z = 1, jump to label; otherwise, execute next instruction  If Z = 0, jump to label; otherwise, execute next instruction  JGTU label  If C & Z = 1, jump to label; otherwise, execute next instruction  JLEU label  If C & Z = 0, jump to label; otherwise, execute next instruction  JPZ label  If S = 0, jump to label; otherwise, execute next instruction  JW label  If S = 1, jump to label; otherwise, execute next instruction  JGE label  If S   O = 1, jump to label; otherwise, execute next instruction  If S = 0, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  If S   O = 1, jump to label; otherwise, execute next instruction  If S ^ O = 1, jump to label; otherwise, execute next instruction  If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMO label  If O = 0, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  JMP label  Jump to label; otherwise, execute next instruction  JMP label  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  JMP label  JMP label  Jump to label; otherwise, execute next instruction  JMP label  JMP label  Jump to label; otherwise, execute next instruction		J <i>GEU/C</i>	label	If C = 1, jump to label; otherwise, execute next instruction; Conditional branch
JNE/NZ label  JGTU label  JGTU label  JLEU label  JLEU label  JF C & Z = 1, jump to label; otherwise, execute next instruction  JPZ label  JF C & Z = 0, jump to label; otherwise, execute next instruction  JPZ label  JF S = 0, jump to label; otherwise, execute next instruction  JF S = 1, jump to label; otherwise, execute next instruction  JF S = 1, jump to label; otherwise, execute next instruction  JF S = 1, jump to label; otherwise, execute next instruction  JF S   O = 1, jump to label; otherwise, execute next instruction  JF S   O = 1, jump to label; otherwise, execute next instruction  JF S   O = 1, jump to label; otherwise, execute next instruction  JF S   O = 1, jump to label; otherwise, execute next instruction  JF S   O = 1, jump to label; otherwise, execute next instruction  JF O   label   JF O = 0, jump to label; otherwise, execute next instruction  JF O = 0, jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JMP label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; otherwise, execute next instruction  JR label   Jump to label; other		J <i>LTU/NC</i>	label	If C = 0, jump to label; otherwise, execute next instruction
JGTU label  JLEU label  JPZ label  JPZ label  JF S = 0, jump to label; otherwise, execute next instruction  JPZ label  If S = 0, jump to label; otherwise, execute next instruction  JW label  If S = 1, jump to label; otherwise, execute next instruction  JGE label  JEE label		J <i>EQ/Z</i>	label	If Z = 1, jump to label; otherwise, execute next instruction.
JLEU label  JPZ label  If C & Z = 0, jump to label; otherwise, execute next instruction  If S = 0, jump to label; otherwise, execute next instruction  JW label  If S = 1, jump to label; otherwise, execute next instruction  If S   O = 1, jump to label; otherwise, execute next instruction  JLE label  If (S ^ O)   Z = 1, jump to label; otherwise, execute next instruction  If (S ^ O)   Z = 0, jump to label; otherwise, execute next instruction  If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label  JSR.length src  Indirect subroutine call  JSR.length src  Special page subroutine call		J <i>NE/NZ</i>	label	If Z = 0, jump to label; otherwise, execute next instruction
JPZ label  JN label  JR s = 0, jump to label; otherwise, execute next instruction  If S = 1, jump to label; otherwise, execute next instruction  JGE label  JLE label  If (S ^ O)   Z = 1, jump to label; otherwise, execute next instruction  JGT label  If (S ^ O)   Z = 0, jump to label; otherwise, execute next instruction  JLT label  If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMPI.length src  Jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  JCF  JUMP label  JUMP lab		J <i>GTU</i>	label	If C & Z = 1, jump to label; otherwise, execute next instruction
JW label  JGE label  If S = 1, jump to label; otherwise, execute next instruction  If S   O = 1, jump to label; otherwise, execute next instruction  JLE label  If (S ^ O)   Z = 1, jump to label; otherwise, execute next instruction  If (S ^ O)   Z = 0, jump to label; otherwise, execute next instruction  JLT label  If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  JMP label  JMP label  JMP src  Jump to label ; Unconditional branch.  JMPS src  Special page branch  JSR label  JSR.length src  Indirect subroutine call  JSRS src  Special page subroutine call		J <i>LEU</i>	label	If C & Z = 0, jump to label; otherwise, execute next instruction
JGE label If S   O = 1, jump to label; otherwise, execute next instruction  JLE label If (S ^ O)   Z = 1, jump to label; otherwise, execute next instruction  JGT label If (S ^ O)   Z = 0, jump to label; otherwise, execute next instruction  JLT label If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label Jump to label; otherwise, execute next instruction  JMPI.length src Jump to label ; Unconditional branch.  JMPS src Special page branch  JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		J <i>PZ</i>	label	If S = 0, jump to label; otherwise, execute next instruction
		J <i>N</i>	label	If S = 1, jump to label; otherwise, execute next instruction
JGT label  JLT label  If (S ^ O)   Z = 0, jump to label; otherwise, execute next instruction  If S ^ O = 1, jump to label; otherwise, execute next instruction  Write .A or .W for .length.  JMO label  If O = 0, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  Jump to label ; Unconditional branch.  JMPI.length src  Jump to address indicated by src ; Indirect branch.  JMPS src  Special page branch  JSR label  JSR.length src  Indirect subroutine call  JSRS src  Special page subroutine call		J <i>GE</i>	label	If S   O = 1, jump to label; otherwise, execute next instruction
JLT label  If S ^ O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  JWO label  If O = 0, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  If O = 1, jump to label; otherwise, execute next instruction  JMP label  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  JMP label  Jump to label; otherwise, execute next instruction  Jump to label in the label in th		J <i>LE</i>	label	If (S ^ O)   Z = 1, jump to label; otherwise, execute next instruction
Write .A or .W for .length.  JWO label If O = 1, jump to label; otherwise, execute next instruction  If O = 0, jump to label; otherwise, execute next instruction  JMP label Jump to label ; Unconditional branch.  JMPI.length src Jump to address indicated by src ; Indirect branch.  JMPS src Special page branch  JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		J <i>GT</i>	label	If $(S \cap O) \mid Z = 0$ , jump to label; otherwise, execute next instruction
or .W for .length.  JMP label Jump to label; otherwise, execute next instruction  JMPI.length src Jump to address indicated by src ; Indirect branch.  JMPS src Special page branch  JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		JL <i>T</i>	label	If S ^ O = 1, jump to label; otherwise, execute next instruction
JMP label Jump to label ; Unconditional branch.  JMPI.length src Jump to address indicated by src ; Indirect branch.  JMPS src Special page branch  JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call	Write .A	J <i>O</i>	label	If O = 1, jump to label; otherwise, execute next instruction
JMP label Jump to label ; Unconditional branch.  JMPI.length src Jump to address indicated by src ; Indirect branch.  JMPS src Special page branch  JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		J <i>NO</i>	label	If O = 0, jump to label; otherwise, execute next instruction
JMPS src Special page branch  JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		JMP	label	Jump to label ; Unconditional branch.
JSR label Subroutine call  JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		JMPI.length	src	Jump to address indicated by src ; Indirect branch.
JSR.length src Indirect subroutine call  JSRS src Special page subroutine call		JMPS	src	Special page branch
JSRS src Special page subroutine call		JSR	label	Subroutine call
		JSR.length	src	Indirect subroutine call
RTS Return from subroutine		JSRS	src	Special page subroutine call
		RTS		Return from subroutine



				A	ddressi	ng												
	General instruction Special instruction												Fla	g cl	nan	ge		
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	ı	0	В	S	Z	D	С
src	O*m																	
dest		0	0	0	0						_	_	_	_	_	_	_	$\left  - \right $
label									label*p									
src	O*n																	
dest		0	0	0	_ 0	<u> </u>		L		L	-	_	_	_	_	_	_	$\left  - \right $
label									label*p									
label									label <sup>*q</sup>		_		_	_				_
label						0			label*r		_	_	_	_	_	_	_	
src		0	0	0	0				dsp:20[A0]		_	_	_	_	_	_	_	
src	O*0										_	_	_	_	_	_	_	
label						0			label*r		_	_	_	_	_	_	_	
src		0	0	0	0				dsp:20[A0]		_	_	_	_	_	_	_	
dest	O*0										_	_	_	_	_	_	_	
-											_	_	_	_	—	—	_	_

<sup>\*</sup>m The range of immediate is  $-8 \le \#IMM \le +7$ .

<sup>\*</sup>n The range of immediate is  $-7 \le \#IMM \le +8$ .

<sup>\*</sup>o The immediate is 8 bits.

<sup>\*</sup>p The range of label is  $PC - 126 \le label \le PC + 129$ .

<sup>\*</sup>q If condition is LE, O, GE, GT, NO, or LT, the range of label is  $-126 \le$  label  $\le$  PC + 129. Otherwise, the range is  $-127 \le$  label  $\le$  PC + 128.

<sup>\*</sup>r The range of label is PC  $-32,767 \le label \le PC + 32,768$ .



# **String**

Write .B for		Explanation
	SMOVB.size	String transfer in decrementing address direction using R1H and A0 as source address, A1 as destination address, and R3 as transfer count
	SMOVF.size	String transfer in incrementing address direction using R1H and A0 as source address, A1 as destination address, and R3 as transfer count
	SSTR.size	String store in incrementing address direction using R0 as transfer data, A1 as destination address, and R3 as transfer count



										~ ~	h o 10							
		Gene	ral inst	ruction			ruction				FIE	ıg c	har	ige				
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	ı	0	В	S	Z	D	С
-												_				_	_	_
-	Cau	Caution: There is no addressing that can be used for string operation.										ı					_	
-											_	_	_		_	_	_	



## Other

Mn	emonic	Explanation
BRK		Generate BRK interrupt
ENTER	src	Build stack frame
EXITD		Clean up stack frame and return from subroutine
FCLR	dest	Clear dest flag
FSET	dest	Set dest flag
INT	src	Generate software interrupt
INTO		When O flag = 1, generate overflow interrupt
LDC	src,dest	Transfer to control register of src
LDCTX	abs16,abs20	Restore task context from stack
LDINTB	src	Transfer src to INTB
LDIPL	src	Transfer src to IPL
NOP		No operation
POPC	dest	Restore control register from stack area
PUSHC	src	Save control register to stack area
REIT		Return from interrupt routine ; Returns from interrupt.
STC	src,dest	Transfer from control register to dest
STCTX	abs16,abs20	Save task context to stack
UND		Generate interrupt for undefined instruction
WAIT		Halt program. Program can be restarted by interrupt or reset.



	Addressing  General instruction Special instruction														.h.o.			
5		Gene	ral insti	ruction			Spec	ial instr	ruction		1		Γlà	ag c	mai	nge		
Operand	Immediate	16-bit absolute	Register direct	Register indirect	Register relative	20-bit absolute	32-bit register direct	32-bit register indirect	20-bit register relative	Control register direct	U	ı	0	В	Ø	z	D	С
-											_	_	_	_	_	_	_	_
src	O*s										_	_	_	_	_	_	_	_
-											_	_	_	_	_	_	_	_
dest												lecte	ed fl	ag is	cle	ared	to	0.
dest		0	Se	lect	ı ed fl	ag is	ı s set	t to 1	l.									
src	O <sup>*t</sup>										0	0	_	—	_	_	0	_
-											0	0	_	—	_	_	0	_
src	0	0	0	0	0						   Fla	a ch	 ange	s or	l ilv w	hen :	 dest	is
dest										O*w	FL	Ğ.	 					
dest		0				0					_	_	_	—	_	_	_	
src	O <sup>*u</sup>										_	_	_	_	_	_	_	_
src	O*v										_	_	_	_		_		_
-											_	_	_	_	_	_	_	_
dest										O*w	Fla FL	g ch G.	ange	s or	ily w	hen	dest	is
src										O*w	_	_	_	_	_	_	_	_
-																befo acc		d.
src										0		_		_	_		_	
dest		0	Ō	0	0													
src		0				0					_	_	_	_	_	_	_	
-			0								0	0		_	_	_	0	
-											_	_	_	_	_	_	_	_

- \*s The immediate can be specified using 8 bits.
- \*t The range of immediate is  $0 \le \#IMM \le 63$ .
- \*u The immediate can be specified using 20 bits.
- \*v The range of immediate is  $0 \le \#IMM \le 7$ .
- \*w Any control register except PC register can be selected.



## 2.6.2 Transfer and String Instructions

Transfers normally are performed in bytes or words. There are 14 transfer instructions available. Included among these are a 4-bit transfer instruction that transfers only 4 bits, a conditional store instruction that is combined with conditional branch, and a string instruction that transfers data collectively.

This section explains these three characteristic instructions of the M16C/60, M16C/20 series among its data transfer-related instructions.

#### 4 Bit Transfer Instruction

This instruction transfers 4 high-order or low-order bits of an 8-bit register or memory. This instruction can be used for generating unpacked BCD code or I/O port input/output in 4 bits. The mnemonic placed in Dir varies depending on whether the instruction is used to transfer high-order or low-order 4 bits. When using this instruction, be sure to use R0L for src or dest.

Table 2.6.1 4 Bit Transfer Instruction

Mnemonic	Description Format	Explanation
MOVDir	MOVHH src,dest MOVHL src,dest MOVLH src,dest MOVLL src,dest	Transfer 4 high-order bits: $\operatorname{src} \to 4$ high-order bits: $\operatorname{dest} + 4$ high-order bits: $\operatorname{src} \to 4$ low-order bits: $\operatorname{dest} + 4$ low-order bits: $\operatorname{src} \to 4$ high-order bits: $\operatorname{dest} + 4$ low-order bits: $\operatorname{src} \to 4$ low-order bits: $\operatorname{dest} + 4$ low-order bits: $\operatorname{dest}$

Note: Either src or dest must always be R0L.



#### **Conditional Store Instruction**

This is a conditional transfer instruction that uses the Z flag state as the condition of transfer. This instruction allows the user to perform condition determination and data transfer in one instruction. There are three types of conditional store instructions: STZ, STNZ, and STZX. Figure 2.6.1 shows an example of how the instruction works.

**Table 2.6.2 Conditional Store Instruction** 

Mnemonic	Description Format	Explanation
STZ	STZ src,dest	Transfers src to dest when Z flag = 1.
STNZ	STNZ src,dest	Transfers src to dest when Z flag = 0.
STZX	STZX src1,src2,dest	Transfers src1 to dest when Z flag = 1. Transfers src2 to dest when Z flag = 0.

Note: Only #IMM8 (8-bit immediate) can be used for src, src1, and src2.




Figure 2.6.1 Typical operations of conditional store instructions



## **String Instruction**

This instruction transfers data collectively. Use it for transferring blocks and clearing RAM. Set the source address, destination address, and transfer count in each register before executing the instruction, as shown in Figure 2.6.2. Data is transferred in bytes or words. Figure 2.6.3 shows an example of how the string instruction works.



Figure 2.6.2 Setting registers for string instructions

**Table 2.6.3 String Instruction** 

Mnemonic	Description Format	Explanation
SMOVF	SMOVF .B SMOVF .W	Transfers string in incrementing address direction.
SMOVB	SMOVB .B SMOVB .W	Transfers string in decrementing address direction.
SSTR	SSTR .B SSTR .W	Stores string in incrementing address direction.




Figure 2.6.3 Typical operations of string instructions



## 2.6.3 Arithmetic Instructions

There are 31 arithmetic instructions available. This section explains the characteristic arithmetic instructions of the M16C/60 series.

## **Multiply Instruction**

There are two multiply instructions: signed and unsigned multiply instructions. These two instructions allow the user to specify the desired size. When .B is specified, calculation is performed in  $(8 \text{ bits}) \times (8 \text{ bits}) = (16 \text{ bits})$ ; when .W is specified, calculation is performed in  $(16 \text{ bits}) \times (16 \text{ bits}) = (32 \text{ bits})$ .

If .B is specified, address registers cannot be used in both src and dest. Note also that the flag does not change in the multiply instruction. Figure 2.6.4 shows an example of how the multiply instruction works.

**Table 2.6.4 Multiply Instruction** 

Mnemonic	Description Format		Explanation
MUL	MUL.B MUL.W	src,dest src,dest	Signed multiply instruction dest ← src X dest
MULU	MULU.B MULU.W	src,dest src,dest	Unsigned multiply instruction dest ← src X dest




Figure 2.6.4 Typical operations of multiply instructions



#### **Divide Instruction**

There are three types of divide instructions: two signed divide instructions and one unsigned divide instruction. All these three instructions allow the user to specify the desired size. When .B is specified, calculation is performed in  $(16 \text{ bits}) \div (8 \text{ bits}) = (8 \text{ bits})...$  (remainder in 8 bits); when .W is specified, calculation is performed in  $(32 \text{ bits}) \div (16 \text{ bits}) = (16 \text{ bits})...$  (remainder in 16 bits). Only the O flag changes state in the divide instruction. Figure 2.6.5 shows an example of how the divide instruction works.

Table 2.6.5 Divide Instruction

Mnemonic	Description Format		Explanation
DIV	DIV.B DIV.W	src src	Signed divide instruction Sign of remainder matches that of dividend.
DIVX	DIVX.B DIVX.W	src src	Signed divide instruction Sign of remainder matches that of divisor.
DIVU	DIVU.B DIVU.W	src src	Unsigned divide instruction




Figure 2.6.5 Typical operations of divide instructions

## **Difference between DIV and DIVX Instructions**

Both DIV and DIVX are signed divide instructions. The difference between these two instructions is the sign of the remainder.

As shown in Table 2.6.6, the sign of the remainder deriving from the DIV instruction is the same as that of the dividend. With the DIVX instruction, however, the sign is the same as that of the divisor.

Table 2.6.6 Difference between DIV and DIVX Instructions

	33	÷	4	=	8 1	
DIV	33	÷	(-4)	=	<b>−</b> 8 1	The sign of the remainder is the same as that of the dividend.
	-33	÷	4	=	-8 (-1)	
	33	÷	4	=	8 1	
DIVX	33	÷	(-4)	=	-9 ( <del>-</del> 3)	The sign of the remainder is the same as that of the divisor.
	I					

#### **Decimal Add Instruction**

There are two types of decimal add instructions: one with a carry and the other without a carry. The S, Z, and C flags change state when the decimal add instruction is executed. Figure 2.6.6 shows an example of how these instructions operate.

Table 2.6.7 Decimal Add Instruction

Mnemonic	Description	Format	Explanation
DADD	DADD .B DADD .W	src,dest src,dest	Add in decimal not including carry.
DADC	DADC .B DADC .W	src,dest src,dest	Add in decimal including carry.




Figure 2.6.6 Typical operations of decimal add instructions

#### **Decimal Subtract Instruction**

There are two types of decimal subtract instructions: one with a borrow and the other without a borrow.

The S, Z, and C flags change state when the decimal subtract instruction is executed. Figure 2.6.7 shows an example of how these instructions operate.

**Table 2.6.8 Decimal Subtract Instruction** 

Mnemonic	Description Format		Explanation
DSUB	DSUB .B DSUB .W	src,dest src,dest	Subtract in decimal not including borrow.
DSBB	DSBB .B DSBB .W	src,dest src,dest	Subtract in decimal including borrow.




Figure 2.6.7 Typical operations of decimal subtract instructions



## Add (Subtract) & Conditional Branch Instruction

This instruction is convenient for determining whether repeat processing is terminated or not. The values added or subtracted by this instruction are limited to 4-bit immediate. Specifically, the value is -8 to +7 for the ADJNZ instruction, and -7 to +8 for the SBJNZ instruction. The range of addresses to which control can jump is -126 to +129 from the start address of the ADJNZ/SBJNZ instruction. Figure 2.6.8 shows an example of how the add (subtract) & conditional branch instruction works.

Table 2.6.9 Add (Subtract) & Conditional Branch Instruction

Mnemonic	Description Format	Explanation
ADJNZ	ADJNZ.B #IMM,dest,label ADJNZ.W #IMM,dest,label	Adds immediate to dest. Jump to label if result is not 0.
SBJNZ	SBJNZ.B #IMM,dest,label SBJNZ.W #IMM,dest,label	Subtracts immediate from dest. Jump to label if result is not 0.

Note 1: #IMM can only be a 4-bit immediate (-8 to +7 for the ADJNZ instruction; -7 to +8 for the SBJNZ instruction).

Note 2: The range of addresses to which control can jump in PC relative addressing is -126 to +129 from the start address of the ADJNZ/SBJNZ instruction.

ADJNZ.W #2,R0,LOOP

SBJNZ.W #2,R0,LOOP




Figure 2.6.8 Typical operations of add (subtract) & conditional branch instructions



#### **Sum of Products Calculate Instruction**

This instruction calculates a sum of products and if an overflow occurs during calculation, generates an overflow interrupt. Set the multiplicand address, multiplier address, and sum of products calculation count in each register as shown in Figure 2.6.9. Figure 2.6.10 shows an example of how the sum-of-products calculate instruction works.

Multiplicand addres	s	A0 <b>16</b>
Multiplier address		A1 <b>16</b>
Sum of products ca	alculation count	R3
Calculation result	16	16

<sup>\*</sup>When operating in bytes, the register used to store the calculation result is R0.

Figure 2.6.9 Setting registers for sum-of-products calculation instruction

**Table 2.6.10 Sum of Products Calculate Instruction** 

Mnemonic	Description Format		Explanation
RMPA	RMPA	.B .W	Calculates a sum of products using A0 as multiplicand address, A1 as multiplier address, and R3 as operation count.

- Note 1: If an overflow occurs during calculation, the overflow flag (O flag) is set to 1 before terminating the calculation.
- Note 2: If an interrupt is requested during calculation, the sum of products calculation count is decremented after completing the addition in progress before accepting the interrupt request.




Figure 2.6.10 Typical operation of sum-of-products calculation instruction



## 2.6.4 Sign Extend Instruction

This instruction substitutes sign bits for the bits to be extended to extend the bit length.

This section explains the sign extend instruction.


## **Sign Extend Instruction**

This instruction performs 8-bit or 16-bit sign extension.

If .W is specified for the size specifier, the bit length is sign extended from 16 bits to 32 bits. In this case, be sure to use the R0 register. Figure 2.6.11 show an example of how the sign extend instruction works.

Table 2.6.11 Sign Extend Instruction

Mnemonic	Description Format	Explanation
EXTS	EXTS.B dest EXTS.W R0	Sign extends dest from 8 bits to 16 bits or from 16 bits (R0) to 32 bits (R2R0).



Sign bits are substituted for the extended bits.

Figure 2.6.11 Typical operation of sign extend instruction



#### 2.6.5 Bit Instructions

This section explains the bit instructions of the M16C/60 series.

## **Logical Bit Manipulating Instruction**

This instruction ANDs or ORs a specified register or memory bit and the C flag and stores the result in the C flag. Figure 2.6.12 shows an example of how the logical bit manipulating instruction works.

**Table 2.6.12 Logical Bit Manipulating Instruction** 

Mnemonic	Description Format	Explanation
BAND	BAND src	$C \leftarrow \text{src \& } C$ ; ANDs C and src.
BNAND	BNAND src	$C \leftarrow \overline{src} \& C$ ; ANDs C and $\overline{src}$ .
BOR	BOR src	$C \leftarrow \text{src} \mid C$ ; ORs C and src.
BNOR	BNOR src	$C \leftarrow \overline{src} \mid C$ ; ORs C and $\overline{src}$ .
BXOR	BXOR src	$C \leftarrow \operatorname{src} \wedge C$ ; Exclusive ORs C and src.
BNXOR	BNXOR src	$C \leftarrow \overline{\text{src}} \land C$ ; Exclusive ORs C and $\overline{\text{src}}$ .




Figure 2.6.12 Typical operation of logical bit manipulating instruction



#### **Conditional Bit Transfer Instruction**


This instruction transfers a bit from depending on whether a condition is met. If the condition is true, it transfers a 1; if the condition is false, it transfers a 0. In all cases, a flag is used to determine whether the condition is true or false. This instruction must be preceded by an instruction that causes the flag to change. Figure 2.6.13 shows an example of how the conditional bit transfer instruction works.

**Table 2.6.13 Conditional Bit Transfer Instruction** 

Mnemonic	Description Format	Explanation
BMCnd	BMCnd dest BMCnd C	Transfers a 1 if condition is true or a 0 if condition is false.

Cnd	True/false determining conditions (14 conditions)		
GEU/C	C = 1	Equal or greater/ Carry flag = 1	
GTU	C = 1 & Z = 0	Unsigned and greater	
EQ/Z	Z = 1	Equal/ Zero flag = 1	
N	S = 1	Negative	
LE	(Z = 1)   (S = 1 & O = 0)   (S = 0 & O = 1)	Equal or signed and smaller	
0	O = 1	Overflow flag = 1	
GE	(S = 1 & O = 1)   (S = 0 & O = 0)	Equal or signed and greater	
LTU/NC	C = 0	Smaller/ Carry flag = 0	
LEU	C = 0   Z = 1	Equal or smaller	
NE/NZ	Z = 0	Not equal/ Zero flag = 0	
PZ	S = 0	Positive or zero	
GT	(S = 1 & O = 1 & Z = 0)   (S = 0 & O = 0 & Z = 0)	Signed and greater	
NO	O = 0	Overflow flag = 0	
LT	(S = 1 & O = 0)   (S = 0 & O = 1)	Signed and smaller	

#### BMGEU 3,1000H[SB]





#### 2.6.6 Branch Instructions

There are ten branch instructions available with the M16C/60 series. This section explains some characteristic branch instructions among these.

#### **Unconditional Branch Instruction**

This instruction causes control to jump to label unconditionally.

The jump distance specifier normally is omitted. When this specifier is omitted, the assembler optimizes the jump distance when assembling the program. Figure 2.6.14 shows an example of how the unconditional branch instruction works.

Table 2.6.14 Unconditional Branch Instruction

Mnemonic	Description Format		Explanation
JMP	.S JMP .B label .W .A		Jumps to label.

#### Range of jump:

- .S Jump in PC relative addressing from +2 to +9 (operand: 0 byte)
- .B Jump in PC relative addressing from –127 to +128 (operand: 1 byte)
- .W Jump in PC relative addressing from -32,767 to +32,768 (operand: 2 bytes)
- .A Jump in 20-bit absolute addressing (operand: 3 bytes)

#### JMP LABEL1




Figure 2.6.14 Typical operation of unconditional branch instruction



#### **Indirect Branch Instruction**

This instruction causes control to jump indirectly to the address indicated by src. If .W is specified for the jump distance specifier, control jumps to the start address of the JMPI instruction plus src (added including the sign). In this case, if src is memory, the instruction requires 2 bytes of memory capacity. If .A is specified for the jump distance specifier, control jumps to src. In this case, if src is memory, the instruction requires 3 bytes of memory capacity. When using this instruction, always be sure to specify a jump distance specifier. Figure 2.6.15 shows an example of how the indirect branch instruction works.

**Table 2.6.15 Indirect Branch Instruction** 

Mnemonic	Description Format	Explanation
JMPI	JMPI <sup>.W</sup> src	Jumps indirectly to the address indicated by src.

Range of jump: .W Jump in PC relative addressing from –32,768 to +32,767 .A Jump in 20-bit absolute addressing




Figure 2.6.15 Typical operation of indirect branch instruction



## **Special Page Branch Instruction**

This instruction causes control to jump to the address that is set in each table of the special page vector table plus F0000H. The range of addresses to which control jumps is F0000H to FFFFH. Although the jump address is stored in memory, this instruction can execute branching at high speed.

Use a special page number or label to specify the jump address. Be sure to add '#' before the special page number or '\' before the label. If a label is used to specify the jump address, the assembler obtains the special page number by calculation. Figure 2.6.16 shows an example of how the special page branch instruction works.

**Table 2.6.16 Special Page Branch Instruction** 

Mnemonic	Description Format	
JMPS	JMPS #special page number JMPS \lebel	
		18 ≤ special page number ≤ 255

#### JMPS #251




Figure 2.6.16 Typical operation of special page branch instruction



#### **Conditional Branch Instruction**

This instruction examines flag status with respect to the conditions listed below and causes control to branch if the condition is true or executes the next instruction if the condition is false. Figure 2.6.17 shows an example of how the conditional branch instruction works.

**Table 2.6.17 Conditional Branch Instruction** 

Mnemonic	Description Format	Explanation
JCnd	JCnd label	Jumps to label if condition is true or executes next instruction if condition is false.

Cnd	True/false determining conditions (14 conditions)			
GEU/C	C = 1	Equal or greater/ Carry flag = 1		
GTU	C = 1 & Z = 0	Unsigned and greater		
EQ/Z	Z = 1	Equal/ Zero flag = 1		
N	S = 1	Negative		
LE	(Z = 1)   (S = 1 & O = 0)   (S = 0 & O = 1)	Equal or signed and smaller		
0	O = 1	Overflow flag = 1		
GE	(S = 1 & O = 1)   (S = 0 & O = 0)	Equal or signed and greater		
LTU/NC	C = 0	Smaller/ Carry flag = 0		
LEU	C = 0   Z = 1	Equal or smaller		
NE/NZ	Z = 0	Not equal/ Zero flag = 0		
PZ	S = 0	Positive or zero		
GT	(S = 1 & O = 1 & Z = 0)   (S = 0 & O = 0 & Z = 0)	Signed and greater		
NO	O = 0	Overflow flag = 0		
LT	(S = 1 & O = 0)   (S = 0 & O = 1)	Signed and smaller		

Range of jump : -127 to +128 (PC relative) for GEU/C, GTU, EQ/Z, N, LTU/NC, LEU, NE/NZ, and PZ

-126 to +129 (PC relative) for LE, O, GE, GT, NO, and LT

## JEQ LABEL1




Figure 2.6.17 Typical operation of conditional branch instruction



## 2.6.7 High-level Language Support Instructions

These instructions are used to build and clean up a stack frame. They execute complicated processing matched to high-level languages in one instruction.

## **Building Stack Frame**

ENTER is an instruction to build a stack frame. Use #IMM to set bytes of the automatic variable area. Figure 2.6.18 shows an example of how this instruction works.

Table 2.6.18 Stack Frame Build Instruction

Mnemonic	Description Format	Explanation
ENTER	ENTER #IMM	Builds stack frame.

Note: #IMM indicates the size (in bytes) of the automatic variable area with only IMM8 (unsigned 8-bit immediate).

#### ENTER #3

- 1) Saves FB register to stack area.
- 2) Transfers SP to FB.
- 3) Subtracts specified immediate from SP to modify SP (to allocate automatic variable area of called function).




Figure 2.6.18 Typical operation of stack frame build instruction

[ After executing EXITD instruction ]



## **Cleaning Up Stack Frame**

The EXITD instruction cleans up the stack frame and returns control from the subroutine. It performs these operations simultaneously. Figure 2.6.19 shows an example of how the stack frame clean-up instruction works.

Table 2.6.19 Stack Frame Clean-up Instruction

Mnemonic	Description Format	Explanation
EXITD	EXITD	Cleans up stack frame.

#### **EXITD**

- 1) Transfers FB to SP.
- 2) Restores FB from stack area.
- 3) Returns from subroutine (function) (operates in the same way as RTS instruction).

[ Before executing EXITD instruction ]

Stack area Stack area SP Automatic variable area of variable area of called function called function Old FB (lower) Old FB (lower) FΒ Old FB (upper) Old FB (upper) Return address Return address Stack frame (low) (low) Return Return address Return address (middle) (middle) Return address Return address (high) (high) Argument 2 SP Argument 2 Argument 1 Argument 1 Automatic Automatic variable of variable of main FΒ

Figure 2.6.19 Typical operation of stack frame clean- up instruction

## 2.6.8 OS Support Instructions

These instructions save and restore task context. They execute context switching required for task switchover in one instruction.


#### **OS Support Instructions**

There are two types of instructions: STCTX and LDCTX. The STCTX instruction saves task context. The LDCTX instruction restores task context. Figure 2.6.20 shows a context table of tasks. Use the context table's register information to specify whether register values be transferred to the stack area. Use the SP correction value to set the register bytes to be transferred. The OS support instructions save and restore task context to and from the stack area by using these pieces of information.

**Table 2.6.20 OS Support Instructions** 

Mnemonic	Description Format	Explanation
STCTX	STCTX abs16,abs20	Saves task context.
LDCTX	LDCTX abs16,abs20	Restores task context.

Note 1: abs16 indicates the memory address where task number (8 bits) is stored. Note 2: abs20 indicates the start address of the context table.






## **Operation for Saving Context (STCTX instruction)**


#### **Operation 1**

Double abs16 (task number) and add abs20 (start address of context table) to it. Read out the memory content indicated by the calculation result of (task number) x 2 + abs20 as register information (8-bit data).




#### **Operation 2**

Save the registers indicated by the register information to the stack area.




#### **Operation 3**

Read out the content at the address next to the register information (i.e., an address incremented by 1) as the SP correction value (8-bit data).



## **Operation 4**

Subtract the SP correction value from SP to modify it.






## **Operation for Restoring Context (LDCTX instruction)**


#### **Operation 1**

Double abs16 (task number) and add abs20 (base address of context table) to it. Read out the memory content indicated by the calculation result of (task number) x 2 + abs20 as register information (8-bit data).




#### **Operation 2**

Restore the registers indicated by the register information from the stack area. (The SP register value does not change at this point in time.)




#### **Operation 3**

Read out the content at the address next to the register information (i.e., an address incremented by 1) as SP correction value (8-bit data).



#### **Operation 4**

Add the SP correction value to SP to modify it.





# 2.7 Outline of Interrupt

This section explains the types of interrupt sources available with the M16C/60 group and the internal processing (interrupt sequence) performed after an interrupt request is accepted until an interrupt routine is executed. For details on how to use each interrupt and how to set, refer to Chapter 4.

## 2.7.1 Interrupt Sources and Control


The following explains the interrupt sources available with the M16C/60 group.

## Interrupt Sources in M16C/60 Group

Figure 2.7.1 shows the interrupt sources available with the M16C/60 group.

Hardware interrupts consist of six types of special interrupts such as reset and  $\overline{\text{NMI}}$  and various peripheral I/O interrupts<sup>(Note)</sup> that are dependent on built-in peripheral functions such as timers and external pins. Special interrupts are nonmaskable; peripheral I/O interrupts are maskable. Maskable interrupts are enabled and disabled by an interrupt enable flag (I flag), an interrupt priority level select bit, and the processor interrupt priority level (IPL).

Software interrupts generate an interrupt request by executing a software interrupt instruction. There are four types of software interrupts: an INT instruction interrupt, a BRK instruction interrupt, an overflow interrupt, and an undefined instruction interrupt.



Note: Peripheral functions vary with each type of microcomputer used. For details about peripheral interrupts, refer to the data sheet and user's manual of your microcomputer.



## 2.7.2 Interrupt Sequence

The following explains the interrupt sequence performed in the M16C/60 group.

## **Interrupt Sequence**

When an interrupt request occurs during instruction execution, interrupt priorities are resolved after completing the instruction execution under way and the processor enters an interrupt sequence beginning with the next cycle. (See Figure 2.7.2.) However, if an interrupt request occurs when executing a string instruction (SMOVB, SMOVF, or SSTR) or sum-of-product calculating instruction (RMPA), the operation of the instruction under way is suspended before entering an interrupt sequence. (See Figure 2.7.3.)

In the interrupt sequence, first the contents of the flag register and program counter before the interrupt request was accepted are saved to the stack area and interrupt-related register values<sup>(Note)</sup> are set. When the interrupt sequence is completed, the processor goes to interrupt processing. Note that no interrupt but a reset is accepted when executing the interrupt sequence.

#### 1. Interrupt under normal condition




Figure 2.7.2 Interrupt sequence 1

#### 2. Interrupt under exceptional condition

If an interrupt request is generated when executing one of the following instructions, the interrupt sequence occurs in the middle of that instruction execution.

- (1) String transfer instruction (SMOVF, SMOVB, SSTR)
- (2) Sum-of-product calculating instruction (RMPA)




Figure 2.7.3 Interrupt sequence 2

Note: These include flag register and processor interrupt priority level.



# **Chapter 3**

## **Functions of Assembler**

- 3.1 Outline of AS30 System
- 3.2 Method for Writing Source Program



# 3.1 Outline of AS30 System

The AS30 system is a software system that supports development of programs for controlling the M16C/60,M16C/20 series single-chip microcomputers at the assembly language level. In addition to the assembler, the AS30 system comes with a linkage editor and a load module converter. This section explains the outline of AS30.

#### **Functions**

- Relocatable assemble function
- Optimized code generating function
- Macro function
- High-level language source level debug function
- Various file generating function
- IEEE-695 format(Note 1) file generating function

## Configuration

The AS30 system consists of the following programs:

#### Assembler driver (as30)

This is an execution file to start up the macroprocessor and assembler processor. This assembler driver can process multiple assembly source files.

#### Macroprocessor (mac30)

This program processes macro directive commands in the assembly source file and performs preprocessing for the assembly processor, thereby generating an intermediate file. This intermediate file is erased after processing by the assembler processor is completed.

#### Assembler processor (asp30)

This program converts the intermediate file generated by the macroprocessor into a relocatable module file.

#### Linkage editor (In30)

This program links the relocatable module files generated by the assembler processor to generate an absolute module file.

## • Load module converter (Imc30)(Note 2)

This program converts the absolute module file generated by the linkage editor into a machine language file that can be programmed into ROM.

#### Librarian (lb30)

By reading in the relocatable module files, this program generates and manages a library file.

#### Cross referencer (xrf30)

This program generates a cross reference file that contains definition of various symbols and labels used in the assembly source file created by the user.

## Absolute lister (abs30)


Based on the address information in the absolute module file, this program generates an absolute list file that can be output to a printer.

Note 1: IEEE stands for the Institute of Electrical and Electronics Engineers.

Note 2: The load module converter is a program to convert files into the format in which they can be programmed into M16C/60,M16C/20 series ROMs.



## **Outline of Processing by AS30 System**





## Input/output Files Handled by AS30

The table below separately lists the input files and the output files handled by the AS30 system. Any desired file names can be assigned. However, if the extension of a file name is omitted, the AS30 system automatically adds a default file extension. These default extensions are shown in parenthesis in the table below.

Table 3.1.1 List of Input/output Files

Program Name	Input File Name (Extension)		Output File Name (Extension)	
Assembler as30	Source file Include file	(.as30) (.inc)	Relocatable module file Assembler list file Assembler error tag file	(.r30) (.lst) (.atg)
Linkage editor In30	Relocatable module file Library file	(.r30) (.lib)	Absolute module file Map file Link error tag file	(.x30) (.map) (.ltg)
Load module converter Imc30	Absolute module file	(.x30)	Motorola S format file Extended Intel HEX format file	(.mot) (.hex)
Librarian lb30	Relocatable module file Library file	(.r30) (.lib)	Library file Relocatable module file Library list file	(.lib) (.r30) (.lls)
Cross referencer xrf30	Assemble source file Assembler list file	(.a30) (.lst)	Cross reference file	(.xrf)
Absolute lister abs30	Absolute module file Assembler list file	(.x30) (.lst)	Absolute list file	(.als)



# 3.2 Method for Writing Source Program

This section explains the basic rules, address control, and directive commands that need to be understood before writing the source programs that can be processed by the AS30 system. For details about the AS30 system itself, refer to AS30 User's Manuals, "Operation Part" and "Programming Part".

#### 3.2.1 Basic Rules

The following explains the basic rules for writing the source programs to be processed by the AS30 system.

## **Precautions on Writing Programs**

Pay attention to the following precautions when writing the source programs to be processed by the AS30 system:

- Do not use the AS30 system reserved words for names in the source program.
- Do not use a character string consisting of one of the AS30 system directive commands with the period removed, because such a character string could affect processing by AS30. They can be used in names without causing an error.
- Do not use system labels (the character strings that begin with ..) because they may be used for future extension of the AS30 system. When they are used in the source program created by the user, the assembler does not output an error.

#### **Character Set**

The characters listed below can be used to write the assembly program to be processed by the AS30 system.

#### **Uppercase English alphabets**

ABCDEFGHIJKLMNOPQR

STUVWXYZ

#### **Lowercase English alphabets**

abcdefghijklmnopqrstu

vwxyz

#### **Numerals**

0123456789

#### **Special characters**

#### **Blank characters**

(space) (tab)

## **New line characters**

(return) (line feed)



#### **Reserved Words**

The following lists the reserved words of the AS30 system. The reserved words are not discriminated between uppercase and lowercase. Therefore, "abs", "ABS", "ABS", "ABS", "ABS", "ABS", "ABS", "BS", 
Mnemonic						
ABS	ADC	ADCF	ADD	ADJNZ	AND	BAND
BCLR	BMC	BMEQ	BMGE	BMGEU	BMGT	BMGTU
BMLE	BMLEU	BMLT	BMLTU	BMN	BMNC	BMNE
BMNO	BMNZ	BMO	BMPZ	BMZ	BNAND	BNOR
BNOT	BNTST	BNXOR	BOR	BRK	BSET	BTST
BTSTC	BTSTS	BXOR	CMP	DADC	DADD	DEC
DIV	DIVU	DIVX	DSBB	DSUB	ENTER	EXITD
EXTS	FCLR	FSET	INC	INT	INTO	JC
JEQ	JGE	JGEU	JGT	JGTU	JLE	JLEU
JLT	JLTU	JMP	JMPI	JMPS	JN	JNC
JNE	JNO	JNZ	JO	JPZ	JSR	JSRI
JSRS	JZ	LDC	LDCTX	LDE	LDINTB	LDIPL
MOV	MOVA	MOVHH	MOVHL	MOVLH	MOVLL	MUL
MULU	NEG	NOP	NOT	OR	POP	POPC
POPM	PUSH	PUSHA	PUSHC	PUSHM	REIT	RMPA
ROLC	RORC	ROT	RTS	SBB	SBJNZ	SHA
SHL	SMOVB	SMOVF	SSTR	STC	STCTX	STE
STNZ	STZ	STZX	SUB	TST	UND	WAIT
XCHG	XOR					
Register/flag						
A0	A1	A1A0	В	С	D	FB
FLG	I	INTBL	INTBH	IPL	ISP	0
PC	R0	R0H	R0L	R1	R1H	R1L
R2	R2R0	R3	R3R1	S	SB	SP
U	USP	Z				
Other						
SIZEOF	TOPOF					
IF	ELIF	ELSE	ENDIF	FOR	NEX.	
ENDW	SWITCH	CASE	DEFAU	LT END	S REP	EAT UNTIL
BREAK	CONTINUE	E FOREV	ER			
System la	bels (all name	es that begir	n with "")			



## **Description of Names**

Any desired names can be used in the source program as defined.

Names can be divided into the following four types. Description range varies with each type.

Note that the AS30 system reserved words cannot be used in names.(Note)

- Label
- Symbol
- Bit symbol
- Location symbol

#### Rules for writing names

- (1) Names can be written using alphanumeric characters and "\_" (underscore). Each name must be within 255 characters in length.
- (2) Names are case-sensitive, so they are discriminated between uppercase and lowercase.
- (3) Numerals cannot be used at the beginning of a name.

Note: Program operation cannot be guaranteed if any reserved word is used.



## **Types of Names**

Table 3.2.1 shows the method for defining names.

## Table 3.2.1 Types of Names Defined by User

Label	Symbol	
Function Indicates a specific memory address.  Definition method Always add ":" (colon) at the end of each name. There are two methods of definition.  1. Allocate an area with a directive command. Example: flag: .BLKB 1 work: .BLKB 1 2. Write a name at the beginning of a source line. Example: name1:name:name:sumname:  Reference method Write the name in the operand of an instruction. Example:J	Function Indicates a constant value.  Definition method Use a directive command that defines a numeral. Example: value1 .EQU 1 value2 .EQU 2  Reference method Write a symbol in the operand of an instruction. Example: MOV.W R0,value2+1 value3 .EQU value2+1	
MP sym_name		
Bit symbol	Location symbol	
Function Indicates a specific bit address in memory.  Definition method Use a directive command that defines a bit symbol.  Example:  flag1 .BTEQU 1,flags flag2 .BTEQU 2,flags flag3 .BTEQU 20, flags  flag3 .BTEQU 20, flags  Flag4 flag4 flag1  Reference method The bit symbol can be written in the operand of a single-bit manipulating instruction.  Example:  BCLR flag4 BCLR flag2 BCLR flag3	Function Indicates the current line of the source program.  Definition method Unnecessary.  Reference method Simply write a dollar mark (\$) in the operand to indicate the address of the line where it is written. Example:  JMP \$+5	



## **Description of Operands**

For mnemonics and directive commands, write an operand to indicate the subject to be operated on by that instruction. Operands are classified into five types by the method of description. Some instructions do not have an operand. For details about use of operands in instructions and types of operands, refer to explanation of the method for writing each instruction.

#### • Numeric value

Numeric values can be written in decimal, hexadecimal, binary, and octal. Table 3.2.2 shows types of operands, description examples, and how to write the operand.

**Table 3.2.2 Description of Operands** 

Туре	Description Example	Method of Description
Binary	10010001B 10010001b	Write 'B' or 'b' at the end of the operand.
Octal	607020 60702O	Write 'O' or 'o' at the end of the operand.
Decimal	9423	Do not write anything at the end of the operand.
Hexadecimal	0A5FH 5FH 0a5fh 5fh	Use numerals 0 to 9 and alphabets 'a' to 'f' or 'A' to 'F' to write the operand and add 'H' or 'h' at the end. However, if the operand value begins with an alphabet, add '0' at the beginning.
Floating- point number	3.4E35 3.4E-35 5e20 5e20	Write an exponent including the sign after 'E' or 'e' in the exponent part. For 3.4 x 10 <sup>35</sup> , write 3.4E35.
Name	loop	Write a label or symbol name directly as it is.
Expression	256/2 label/3	Use a numeric value, name, and operator in combination to write an expression.
Character string	"string" 'string'	Enclose a character string with single or double quotations when writing it.



#### • Floating-point number

Numeric values within the range shown below that are represented by floating-point numbers can be written in the operand of an instruction. The method for writing floating-point numbers and description examples are shown in Table 3.2.2 in the preceding page. Floating-point numbers can only be used in the operands of the directive commands ".DOUBLE" and ".FLOAT". Table 3.2.3 lists the range of values that can be written in each of these directive commands.

**Table 3.2.3 Description Range of Floating-point Numbers** 

Directive Command	Description Range
FLOAT (32 bits long) DOUBLE (64 bits long)	1.17549435 x 10 <sup>-38</sup> to 3.40282347 x 10 <sup>38</sup> 2.2250738585072014 x 10 <sup>-308</sup> to 1.7976931348623157 x 10 <sup>308</sup>

#### Name

Label and symbol names can be written in the operand of an instruction. The method for writing names and a description example are shown in Table 3.2.2 in the preceding page.

#### Expression

An expression consisting of a combination of a numeric value, name, and operator can be written in the operand of an instruction. A combination of multiple operators can be used in an expression. When writing an expression as a symbol value, make sure that the value of the expression will be fixed when the program is assembled. The value that derives from calculation of an expression is within the range of -2,147,483,648 to 2,147,483,648. Floating-point numbers can be used in an expression. The method for writing expressions and description examples are shown in Table 3.2.2 in the preceding page.

## · Character string

A character string can be written in the operand of some directive commands. Use 7-bit ASCII code to write a character string. Enclose a character string with single or double quotations when writing it. The method for writing character strings and description examples are shown in Table 3.2.2 in the preceding page.

## **Operator**

Table 3.2.4 lists the operators that can be written in the source programs for AS30.

**Table 3.2.4 List of Operators** 


Monadic operators		Conditional operators			
+	Positive value	>	Left-side value is greater than right-side value		
_	Negative value	<	Right-side value is greater than left-side value		
~	NOT	>=	Left-side value is equal to or greater thanright-		
SIZEOF	Section size (in bytes)		side value		
TOPOF	Start address of section	<=	Right-side value is equal to or greater thanleft-		
Dyadic operators		1	side value		
		==	Left-side value and right-side value are equal		
+	Add	!=	Left-side value and right-side value are not equa		
_	Subtract	Calculation priority modifying operator			
*	Multiply	()	A term enclosed with ( ) is calculated before ar		
/	Divide	1 '	other term. If multiple terms in an expression are		
%	Remainder		enclosed with (), the leftmost term has priority Parentheses () can be nested.		
>>	Shift bits right				
<<	Shift bits left		i dientificaca ( ) can be fiested.		
&	AND				
	OR				
^	Exclusive OR				

Note 1: For operators "SIZEOF" and "TOPOF," be sure to insert a space or tag between the operator and operand. Note 2: Conditional operators can only be written in the operands of directive commands ".IF" and ".ELIF".

#### **Calculation Priority**

Calculation is performed in order of priorities of operators beginning with the highest priority operator. Table 3.2.5 lists the priorities of operators. If operators in an expression have the same priority, calculation is performed in order of positions from left to right. The priority of calculation can be changed by enclosing the desired term in an expression with ( ).

**Table 3.2.5 Calculation Priority** 





## **Description of Lines**

AS30 processes the source program one line at a time. Lines are separated by the new line character. A section from a character immediately after the new line character to the next new line character is assumed to be one line. The maximum number of characters that can be written in one line is 255. Lines are classified into five types by the content written in the line. Table 3.2.6 shows the method for writing each type of line.

- Directive command line
- Assembly source line
- Label definition line
- Comment line
- Blank line

## Table 3.2.6 Types of Lines

Directive Command Line		Assembly Source Line			
is written.  Description metl Only one direct line. A commer command line. Precautions No directive	hod tive command ca nt can be written	e written along	Description met A label name ( written in the a Precautions Only one m No mnemo	hod (at beginning) ar (assembly source	e written in one line. en along with a
Label Definitio	n Line		Comment Line	)	
written.  Description metl	e to write a colon bel name.		Function This is the line is written.  Description met Always be sure the comment.  Example:	hod	icolon (;) before
start: label: .BLK main: nop loop:		3 1	Blank Line Function		
	loop:		This is the line	in which no me	aningful character is writter

## 3.2.2 Address Control

The following explains the AS30 system address control method.

The AS30 system does not take the RAM and ROM sizes into account as it controls memory addresses. Therefore, consider the actual address range in your application when writing the source programs and linking them.

#### **Method of Address Control**

The AS30 system manages memory addresses in units of sections. The division of each section is defined as follows. Sections cannot be nested as they are defined.

#### **Division of section**

- (a) An interval from the line in which directive command ".SECTION" is written to the line in which the next directive command ".SECTION" is written
- (b) An interval from the line in which directive command ".SECTION" is written to the line in which directive command ".END" is written




Figure 3.2.1 Range of sections in AS30 system



## **Types of Sections**

A type can be set for sections in which units memory addresses are managed. The instructions that can be written in a section vary with each type of section.

**Table 3.2.7 Types of Sections** 

Туре	Content and Description Example
CODE (program area)	This is an area where the program is written. All instructions except some directive commands that allocate memory can be written in this area. CODE-type sections must be specified in the absolute module that they be located in the ROM area. Example:  SECTION program,CODE
DATA (data area)	<ul> <li>This is an area where memory whose contents can be changed is located.</li> <li>Directive commands that allocate memory can be written in this area.</li> <li>DATA-type sections must be specified in the absolute module that they be located in the RAM area. Example: .SECTION mem,DATA </li> </ul>
ROMDTA (fixed data area)	This is an area where fixed data other than the program is written. ROMDATA-type sections must be specified in the absolute module that they be located in the ROM area. Example: .SECTION const,ROMDATA

#### **Section Attribute**

A section in which units memory addresses are controlled is assigned its attribute when assembling the program.

#### **Table 3.2.8 Section Attributes**

Attribute	Content and Description Example	
Relative	<ul> <li>Addresses in the section become relocatable values when the program is assembled.</li> <li>The values of labels defined in the relative attribute section are relocatable.</li> </ul>	
Absolute	Addresses in the section become absolute values when the program is assembled.     The values of labels defined in the absolute attribute section are absolute.     To make a section assume the absolute attribute, specify the address with directive command ".ORG" in the line next to one where directive command ".SECTION" is written.  Example: .SECTION program,DATA .ORG 1000H	

## **Section Alignment**

Relative attribute sections can be adjusted so that the start address of each of these sections determined when linking programs is always an even address. If such adjustment is required, specify "ALIGN" in the operand of directive command ".SECTION" or write directive command ".ALIGN" in the line next to one where directive command ".SECTION" is written.

#### Example:

.SECTION	program,CODE,ALIGN
or	
.SECTION	program,CODE
.ALIGN	



# **Address Control by AS30 System**

The following shows how an assembly source program written in multiple files is converted into a single execution format file.

#### Address control by as30

- (a) For sections that will be assigned the absolute attribute, the assembler determines absolute addresses sequentially beginning with a specified address.
- (b) For sections that will be assigned the relative attribute, the assembler determines addresses sequentially for each section beginning with 0. The start address of all relative attribute sections are 0.

#### Address control by In30

- (a) Sections of the same name in all files are arranged in order of specified files.
- (b) Absolute addresses are determined for the arranged sections sequentially beginning with the first section.
- (c) The start addresses of sections are determined sequentially for each section beginning with 0 unless otherwise specified.
- (d) Different sections are located at contiguous addresses unless otherwise specified.




Figure 3.2.2 Example of address control



# Reading Include File into Source Program

The AS30 system allows the user to read an include file into any desired line of the source program. This helps to increase the program readability.


#### Reading include file into source program

Write the file name to be read into the source program in the operand of directive command ".INCLUDE". All contents of the include file are read into the source program at the position of this line.


#### Example:

.INCLUDE initial.inc

# Source file (sample.a30)



Include file (initial.inc)





#### After program is assembled




Figure 3.2.3 Reading include file into source program

Addresses output by as30



#### **Global and Local Address Control**

The following explains how the values of labels, symbols, and bit symbols are controlled by the AS30 system.

The AS30 system classifies labels, symbols, and bit symbols between global and local and between relocatable and absolute as it handles them. These classifications are defined below.

#### Global

The labels and symbols specified with directive command ".GLB" are handled as global labels and global symbols, respectively.

The bit symbols specified with directive command ".BTGLB" are handle as global bit symbols. If a name defined in the source file is specified as global, it is made referencible from an external file.

If a name not defined in the source file is specified as global, it is made an external reference label, symbol, or bit symbol that references a name defined in an external file.

#### Local

All names are handled as local unless they are specified with directive command ".GLB" or ".BTGLB".

Local names can be referenced in only the same file where they are defined. Local names are such that the same label name can be used in other files.

#### Relocatable

The values of local labels, symbols, and bit symbols within relative sections are made relocatable.

The values of externally referenced global labels, symbols, and bit symbols are made relocatable.


#### Absolute

The values of local labels, symbols, and bit symbols defined in an absolute attribute section are made absolute.

The labels, symbols, and bit symbols handled as absolute have their values determined by as30. The values of all other labels, symbols, and bit symbols are determined by ln30 when linking programs.

Figure 3.2.4 shows the relationship of various types of labels.





#### 3.2.3 Directive Commands

In addition to the M16C/60 series machine language instructions, the directive commands of the AS30 system can be used in the source program. Following types of directive commands are available. This section explains how to use each type of directive command.

#### Address control command

To direct address determination when assembling the program.

#### Assemble control directive command

To direct execution of AS30.

#### · Link control directive command

To define information for controlling address relocation.

#### List control directive command

To control the format of list files generated by AS30.

#### • Branch optimization control directive command

To direct selection of the optimum branch instruction to AS30.

#### Conditional assemble control directive command

To choose a block for which code is generated according to preset conditions when assembling the program.

#### Extended function directive command

To exercise other control than those described above.

# • Directive command output by M16C family tool software

All of this type of directive command and operand are output by the M16C family tool software. These directive commands cannot be written in the source program by the user.



# **Address Control**

Command	Function	Usage and Description Example
.ORG	Declares an address.	Write this command immediately after directive command ".SECTION". Unless this command is found immediately after the section directive command, the section is not made a relative attribute section. This command cannot be written in relative attribute sections.  ORG 0F0000H  ORG offset  ORG 0F0000H + offset
.BLKB	Allocates a RAM area in units of 1 byte.	Write the number of areas to be allocated in the DATA section. When defining a label
.BLKW	Allocates a RAM area in units of 2 bytes.	name, always be sure to add a colon (:).  Example:  .BLKB 1
.BLKA	Allocates a RAM area in units of 3 bytes.	.BLKW number .BLKA number+1 label: .BLKL 1
.BLKL	Allocates a RAM area in units of 4 bytes.	label: .BLKF number label: .BLKD number+1
.BLKF	Allocates a RAM area for floating-point numbers in units of 4 bytes.	
.BLKD	Allocates a RAM area in units of 8 bytes.	
.BYTE	Stores data in the ROM area in length of 1 byte.	When writing multiple operands, separate them with a comma (,). When defining a label,
.WORD	Stores data in the ROM area in length of 2 bytes.	always be sure to add a colon (:). For .FLOAT and .DOUBLE, write a floating- point number in the operand.
.ADDR	Stores data in the ROM area in length of 3 bytes.	Example: SECTION value,ROMDATA BYTE 1 BYTE 1.2.3.4.5
.LWORD	Stores data in the ROM area in length of 4 bytes.	BYTE 1,2,3,4,5 .WORD "da","ta" .ADDR symbol .LWORD symbol+1
.FLOAT	Stores a floating-point number in the ROM area in length of 4 bytes.	.FLOAT 5E2 constant .DOUBLE 5e2
.DOUBLE	Stores a floating-point number in the ROM area in length of 8 bytes.	
.ALIGN	Corrects odd addresses to even addresses.	This command can be written in the relative or absolute attribute section where address correction is specified when defining a section. Example:  .SECTION program,CODE .ORG 0F000H .MOV.W #0,R0 .ALIGN .END



# **Assemble Control**

Command	Function	Usage and Description Example
.EQU .BTEQU	Defines a symbol.  Defines a bit symbol.	Forward referenced symbol names cannot be written. A symbol or expression can be written in the operand. Symbols and bit symbols can be specified as global.  Example:  symbol .EQU 1  symbol1.EQU symbol+symbol bit0 .BTEQU 0,0 bit1 .BTEQU 1,symbol1
.END	Declares the end of the assemble source.	Write at least one instance of this command in one assembly source file. The as30 assembler does not check for errors in the lines that follow this directive command.  Example:  .END
.SB	Assumes an SB register value.	Always be sure to set each register before choosing the desired addressing mode.
.SBSYM	Chooses SB relative addressing.	Since register values are not set in the actual register, write an instruction to set the register value immediately before or after this directive
.SBBIT	Chooses bit instruction SB relative addressing.	command. Example: .SB 80H
.FB	Assumes an FB register value.	LDC #80H,SB .FB 0C0H LCD #80H,FB
.FBSYM	Chooses FB relative addressing.	.SBSYM sym1,sym2 .FBSYM sym3,sym4
INCLUDE	Reads a file into a specified position.	Always be sure to write the extension for the file name in the operand. Directive command "FILE" or a character string including "@" can be written in the operand. Example:  .INCLUDE initial.a30 .INCLUDEFILE@.inc



# **Link Control**

Command	Function	Usage and Description Example	
SECTION	Defines a section name.	When specifying section type and ALIGN simultaneously, separate them with a comma. The section type that can be written here is CODE, ROMDATA, or DATA. If section type is omitted, CODE is assumed.  Example:  .SECTION program,CODE  NOP .SECTION ram,DATA .BLKB 10 .SECTION dname,ROMDATA .BYTE "abcd"	
		.END	
.GLB	Specifies a global label.	When writing multiple symbol names in operand, separate them with a comma (,).	
.BTGLB	Specifies a global bit symbol.	Example:  .GLB name1,name2,mane3 .BTGLB flag4 .SECTION program MOV.W #0,name1 BCLR flag4	
.VER	Outputs a specified character string to a map file as version information.	Write operands within one line. This command can be written only once in one assembly source file.  Example:  .VER 'strings' .VER "strings"	



# **List Control**

Command	Function	Usage and Description Example
.LIST	Controls line data output to a list file.	Write 'OFF' in the operand to stop line output or 'ON' to start line output. If this specification is omitted, all lines are output to the list file. Example:  LIST OFF  MOV.B #0,R0L  MOV.B #0,R0L  MOV.B #0,R0L  ON
.PAGE	Breaks page at a specified position in a list file.	Enclose the operand with single (') or double (") quotations when writing it. The operand can be omitted.  Example:  .PAGE .PAGE "strings" .PAGE 'strings'
.FORM	Specifies a number of columns and number of lines in one page of a list file.	This command can be written a number of times in one assembly source file. Symbols can be used to specify the number of columns or lines. Forward referenced symbols cannot be used, however. If this specification is omitted, the list file is output with 140 columns and 66 lines per page.  Example:  .FORM 20,80 .FORM 60 .FORM ,100 .FORM line,culmn

# **Branch Instruction Optimization Control**

Command	Function	Usage and Description	Example
OPTJ	Controls optimization of branch instruction and subroutine call.	such as those for optiminstruction and selection instruction or subroutinexcluded from optimization specified in any order attempt omitted, the initial value content is assumed for Example:	ation. These items can be and can be omitted. If e or previously specified



# **Extended Function Directive Commands**

Command	Function	Usage and Description Example
ASSERT	Outputs a specified character string to a file or standard error output device.	When outputting a character string enclosed with double quotations to a file, specify the file name following ">" or ">>". The bracket ">" creates a new file, so a message is output to it. If a file of the same name exists, a message is overwritten in it. The bracket ">>" outputs a message along with the contents of the file. If the specified file does not exist, it creates a new file. Directive command "FILE" can be written in the file name.  Example:  .ASSERT "string" > sample.dat .ASSERT "string" >> sample.dat .ASSERT "string" >> sample.dat
?	Specifies and references a temporary label.	Write "?:" in the line to be defined as a temporary label. To reference a temporary label that is defined immediately before, write "?-" in the instruction operand. To reference a temporary label that is defined immediately after, write "?+" in the instruction operand. Example:  ?:  JMP
FILE	Indicates source file name information.	This command can be written in the operand of directive command ".ASSERT" or ".INCLUDE". If command option "-F" is specified, "FILE" is fixed to the source file name that is specified in the command line. If the option is omitted, the indicated source file name is the file name where "FILE" is written. Example:  .ASSERT "sample" >FILE .INCLUDEFILE@.inc .ASSERT "sample" >FILE@.mes
@	Concatenates character strings before and after @.	This command can be written a number of times in one line. If the concatenated character strings are going to be used as a name, do not enter a space or tab before and after this command.  Example:  .ASSERT "sample" >FILE@.dat  Following macro definition is also possible: mov_nibble .MACRO p1,src,p2,dest



# **Conditional Assemble Directive Commands**

Command	Function	Usage and Description Example
.IF	Indicates the beginning of conditional assemble.	Always be sure to write a conditional expression in the operand.  Example:  .IF
.ELIF	Indicates condition for conditional assemble.	Always be sure to write a conditional expression in the operand. This directive command can be written a number of times in one conditional assemble block.  Example:  Same as described above
.ELSE	Indicates the beginning of a block to be assembled when condition is false.	This directive command can be written more than once in the conditional assemble block. This command does not have an operand. Example:  Same as described above
.ENDIF	Indicates the end of conditional assemble.	This directive command must be written at least once in the conditional assemble block. This command does not have an operand. Example: Same as described above



# **Directive Commands Output by M16C Family Tools**

Command	Function	Usage and Description Example
Name beginning with ""	Output by M16C family tool software.	This command cannot be written in the source program by the user. Program operation cannot be guaranteed unless this rule is observed.  Example FILE



# 3.2.4 Macro Functions

This section explains the macro functions that can be used in AS30. The following shows the macro functions available with AS30:


#### Macro function

A macro function can be used by defining it with macro directive commands ".MACRO" to ".ENDM" and calling the defined macro.

#### Repeat macro function

A repeat macro function can be used by writing macro directive commands ".MREPEAT" to ".ENDM".

Figure 3.2.5 shows the relationship between macro definition and macro call.






Figure 3.2.5 Example of macro definition and macro call



#### **Macro Definition**

To define a macro, use macro directive command ".MACRO" and define a set of instructions consisting of more than one line in one macro name. Use ".ENDM" to indicate the end of definition. The lines enclosed between ".MACRO" and ".ENDM" are called the macro body.

All instructions that can be written in the source program but a bit symbol can be used in the macro body. Macros can be nested in up to 65,535 levels including macro definitions and macro calls. Macro names and macro arguments are case-sensitive, so they are discriminated between uppercase and lowercase letters.

#### **Macro Local**

Macro local labels declared with directive command ".LOCAL" can be used in only the macro definition. Labels declared to be macro local are such that the same label can be written anywhere outside the macro. Figure 3.2.6 shows a description example. In this example, m1 is the macro local label.




Figure 3.2.6 Example of macro definition and macro call

## **Macro Call**


The contents of the macro body defined as a macro can be called into a line by writing the macro name defined with directive command ".MACRO" in that line. Macro names cannot be referenced externally. When calling the same macro from multiple files, define a macro in an include file and include that file to call the macro.



# **Repeat Macro Function**

The macro body enclosed with macro directive commands ".MREPEAT" and ".ENDM" is expanded into a specified line repeatedly as many times as specified. Macro call of a repeat macro is not available.

Figure 3.2.7 shows the relationship between macro definition and macro call of a repeat macro.






Figure 3.2.7 Example of macro definition and macro call



#### **Macro Directive Commands**

There are following types of macro commands available with AS30:

#### • Macro directive commands

These commands indicate the beginning, end, or suspension of a macro body and declare a local label in the macro.

# Macro symbols

These symbols are written as terms of an expression in macro description.

# • Character string functions

These functions show information on a character string.

#### **Macro Directive Commands**

Command	Function	Usage and Description Example
.MACRO	Defines a macro name and indicates the beginning of macro definition.	Always be sure to write a conditional expression in the operand. Up to 80 dummy arguments can be written. Do not enclose a dummy argument with double quotations. <pre></pre>
.ENDM	Indicates the end of macro definition.	Write this command in relation to ".MACRO". <description example=""> Refer to Figure 3.2.5.</description>
LOCAL	Declares that the label shown in the operand is a macro local label.	Write this command within the macro body.  Multiple labels can be written by separating operands with a comma. The maximum number of labels that can be written in this way is 100. <description example=""> Refer to Figure 3.2.6.</description>
.EXITM	Forcibly terminates expansion of a macro body.	Write this command within the body of macro definition. <description example=""> Refer to Figure 3.2.7.</description>
.MREPEAT	Indicates the beginning of repeat macro definition.	The maximum number of repetitions is 65,535. <description example=""> Refer to Figure 3.2.7.</description>
.ENDR	Indicates the end of repeat macro definition.	Write this command in relation to ".MREPEAT". <description example=""> Refer to Figure 3.2.5.</description>



# **Macro Symbol**

Command	Function	Usage and Description Example
MACPARA	Indicates the number of actual arguments given when calling a macro.	This symbol can be written in the body of macro definition as a term of an expression. If written outside the macro body, value 0 is assumed. <description example=""> Refer to Figure 3.2.5.</description>
MACREP	Indicates the number of times a repeat macro is expanded.	This symbol can be written in the body of macro definition as a term of an expression. It can also be written as an operand of conditional assemble. The value increments from 1 to 2, 3, and so on each time the macro is repeated. If written outside the macro body, value 0 is assumed.  Coescription example> Refer to Figure 3.2.5.




# **Character String Function**


Command	Function	Usage and Description Example
.LEN	Indicates the length of a character string written in operand.	Always be sure to enclose the operand with brackets { } and the character string with quotations. Character strings can be written using 7-bit ASCII code characters. This function can be written as a term of an expression. <description format=""> .LEN {"(string)"} .LEN {'(string)'} <description example=""> Refer to Figure 3.2.8.</description></description>
.INSTR	Indicates the start position of a search character string in character strings specified in operand.	Always be sure to enclose the operand with brackets { } and the character string with quotations. Character strings can be written using 7-bit ASCII code characters. If the search start position = 1, it means the beginning of a character string. <description format="">  .INSTR {"(string)","(search character string)", (search start position)}  .INSTR {'(string)','(search character string)', (search start position)}  <description example=""> Refer to Figure 3.2.9.</description></description>
SUBSTR	Extracts a specified number of characters from the character string position specified in operand.	Always be sure to enclose the operand with brackets { } and the character string with quotations. Character strings can be written using 7-bit ASCII code characters. If the extraction start position = 1, it means the beginning of a character string. <description format=""> .SUBSTR {"(string)",(start position),(number of characters)} .SUBSTR {'(string)',(start position),(number of characters)}  <description example=""> Refer to Figure 3.2.10.</description></description>



## **Example of .LEN Statement**



# **Example of .INSTR Statement**





# **Example of .SUBSTR Statement**

In the example of Figure 3.2.10, the length of a character string given as the macro's actual argument is given to the operand of ".MREPEAT". Each time the ".BYTE" line is executed, "..MACREP" is incremented from 1 to 2, 3, 4, and so on. Consequently, characters are passed one character at a time from the character string given as the actual macro argument to the operand of ".BYTE" sequentially beginning with the first character.

## Example of macro description



Macro	expansion

.BYTE	"A"
.BYTE	"B"
.BYTE	"C"
.BYTE	"D"

Figure 3.2.10 Example of .SUBSTR statement



# 3.2.5 Structured Description Function

In AS30 programming, it is possible to write structured statements using structured instructions. This is called "structured description" in this manual.

Note that only the structured description function outline is described here. For more information about AS30, refer to the AS30 User's Manual, "Programming Part".

The following explains AS30 structured description function.

- The assembler generates branch instructions in the assembly language that correspond to structured description instructions.
- The assembler generates jump labels for the generated branch instructions.
- The assembler outputs the assembly language generated from structured description instructions to an assembler list file (when a command option is specified).
- Structured description instructions allow the user to choose a control block to be branched to by a structured description statement and its conditional expression. A control block refers to a program section from one structured description statement not including substitution statements to the next structured description statement.

# **Types of Structured Description Statements**

In AS30, following 9 types of statements can be written:

#### **Substitution statement**

The right side is substituted for the left side.

#### IF ELIF ELSE ENDIF statement (hereafter called the IF statement)

This statement is an instruction to change the flow of control in one of two directions. The direction in which control branches off is determined by a conditional expression.

#### FOR NEXT statement (hereafter called the FOR-NEXT statement)

This statement is an instruction to control repetition. The statement is executed repeatedly as long as a specified condition is true.

#### FOR TO STEP NEXT statement (hereafter called the FOR- STEP statement)

This statement is an instruction to control a repeat count by specifying the initial, incremental, and final values.

# **DO WHILE statement (hereafter called the DO statement)**

This statement is executed repeatedly as long as a conditional expression is satisfied (true).

#### **SWITCH CASE DEFAULT ENDS statement (hereafter called the SWITCH statement)**

This statement causes control to branch to one of CASE blocks depending on the value of a conditional expression.

#### **BREAK statement**

This statement halts execution of the relevant FOR, DO, or SWITCH statement and branches to the next statement to be executed.

# **CONTINUE** statement

This statement causes control to branch to a repeat statement of minimum repetition including itself in FOR or DO statement.

#### **FOREVER statement**

This statement repeatedly executes a control block by assuming that a conditional expression in the relevant FOR and DO statements is always true.



# **Chapter 4**

# **Programming Style**

- 4.1 Hardware Definition
- 4.2 Initial Setting of CPU
- 4.3 Interrupts
- 4.4 Dividing Source File
- 4.5 A Little Tips...
- 4.6 Sample Programs
- 4.7 Generating Object File




# 4.1 Hardware Definition

This section explains how to define an SFR area and create an include file, how to allocate RAM data and ROM data areas, and how to define a section.

# 4.1.1 Defining SFR Area


It should prove convenient to create the SFR area's definition part in an include file. There are two methods for defining the SFR area as described below.

# Definition by .EQU





## **Definition by .BLKB**





# **Creating Include File**

When creating the source program in separate files, create an include file for SFR definition and other parts that are used by multiple files. Normally add an extension ".INC" for the include file.

#### Precautions on creating include file

#### (1) When using ".EQU" in include file

Directive command ".EQU" defines values for symbols. It can also be used to define addresses as in SFR definition. However, since this is not a command to allocate memory areas, make sure that the addresses defined with it will not overlap. The include file created using ".EQU" can be used in multiple files by reading it in.

#### (2) When using ".ORG" in include file

If an include file created using ".ORG" is read into multiple files, a link error will result. This is because the include file contains the absolute addresses specified by ".ORG". Consequently, the defined addresses overlap with each other.

# (3) When using ".BLKB", ".BLKW", and ".BLKA" in include file

Directive commands ".BLKB", ".BLKW", and ".BLKA" are used to allocate memory areas. If an include file created using these directive commands is read into multiple files, areas will be allocated separately in each file. Although no error may occur when using symbols in the include file locally, care must be taken when using them globally because it could result in duplicate definitions.

If use of a common area in multiple files is desired, define the area-allocated part in a shared definition file and link it as one of the source files. Then define the symbol's global specification part in an include file.

# Reading Include File into Source File

Use directive command ".INCLUDE" to read an include file into the source file. Specify the file name to be read in with a full name.

#### Example:

When reading an include file "M30600.INC" that contains a definition of the SFR area .INCLUDE M30600.INC




# 4.1.2 Allocating RAM Data Area

Use the following directive commands to allocate a RAM area:

.BLKB ..... Allocates a 1-byte area (integer)
.BLKW .... Allocates a 2-byte area (integer)
.BLKA ..... Allocates a 3-byte area (integer)
.BLKL ..... Allocates a 4-byte area (integer)
.BLKF ..... Allocates a 4-byte area (floating-point)
.BLKD ..... Allocates a 8-byte area (floating-point)

# **Example for Setting Up Work Area**





# 4.1.3 Allocating ROM Data Area

Use the directive commands listed below to set fixed data in ROM. For a description example, refer to Section 4.1.5, "Sample Program List 1 (Initial Setting 1)".

```
.BYTE ....... Sets 1-byte data (integer)
.WORD ..... Sets 2-byte data (integer)
.ADDR ..... Sets 3-byte data (integer)
.LWORD .... Sets 4-byte data (integer)
.FLOAT ..... Sets 4-byte data (floating-point)
.DOUBLE ... Sets 8-byte data (floating-point)
```

# **Retrieving Table Data**

Figure 4.1.4 shows an example of a data table. Figure 4.1.5 shows a method for accessing this table by using address register relative addressing.




Figure 4.1.4 Example for setting a data table

```
MOV.W#1,A0
LDE.B DATA_TABLE[A0],R0L ;Stores the data table's 2nd byte (34H) in R0L.

:
:
:
:
:
:
DATA_TABLE:
.BYTE 12H,34H,56H,78H ;Sets 1-byte data.
:
:
:
```

Figure 4.1.5 Example for retrieving data table



# 4.1.4 Defining a Section


Directive command ".SECTION" declares a section in which a program part from the line where this directive command is written to the next ".SECTION" is allocated.

# **Description Format of Section Definition**

.SECTION section name [,(section type), ALIGN] Specification in [ ] can be omitted.

A range of statements from one directive command ".SECTION" to a position before the line where the next ".SECTION" or directive command ".END" is written is defined as a section. Any desired section name can be set. Furthermore, one of section types (DATA, CODE, or ROMDATA) can be set for each section. Note that the instructions which can be written in the section vary with this section type. For details, refer to AS30 User's Manual, "Programming Part." If ".ALIGN" is specified for a section, the linker (ln30) locates the beginning of the section at an even address.

# **Example for Setting Up Sections**





## **Section Attributes**

Each section is assigned an attribute when assembling the program. There are two attributes: relative and absolute.

#### (1) Relative attribute


- Location of each section can be specified when linking source files. (Relocatable)
- Addresses in the section are made relocatable values when assembling the program.
- The values of labels defined in this type of section become relocatable.

## (2) Absolute attribute

- A section is assigned an absolute attribute and handled as such by specifying addresses with ".ORG" immediately after directive command ".SECTION".
- Addresses in the section are made relocatable values when assembling the program.
- The values of labels defined in this type of section become absolute.



# 4.1.5 Sample Program List 1 (Initial Setting 1)





```
MOV.B
               #03H,PRCR
                              ;Removes protect.
      MOV.W
               #0007H,PM0
                              ;Sets processor mode registers 0 and 1.
                              :Sets system clock control registers 0 and 1.
      MOV.W
               #2008H,CM0
      MOV.B
               #0,PRCR
                              ;Protects all registers.
      LDC #0,FLG
                              ;Sets initial value in flag register.
      MOV.W
               #0FFF0H,PUR1
                              ; Connects internal pull-up resistors.
      MOV.W
                              ; Clears RAM to 0.
               #0,R0
      MOV.W
               \#((RAM\_END + 1) - RAM\_TOP)/2,R3
                                                      Must be matched
      MOV.W
               #RAM_TOP,A1
                                                      to hardware and
                                                      the contents
      SSTR.W
                                                      selected in
                                                      programming.
;=========Main program===========
MAIN:
     MOV.B
                   DATA_TABLE[A0],R0L
    MOV.W
                   #1234H,R1
     BSET
                   char_b0
              MAIN
    JMP
dummy:
    REIT
    .SECTION CONSTANT, ROMDATA; Declares section name and section type.
; .ORG
         XXXXXH
                             ; Declares start address.
                     Must be matched to ROM area
DATA_TABLE:
                     in hardware.
.BYTE
         12H,34H,56H,78H
                             ; Sets 1-byte data.
.WORD
         1234H,5678H
                             ; Sets 2-byte data.
.ADDR
         123456H,789ABCH
                             ; Sets 3-byte data.
.LWORD
         12345678H,9ABCDEF0H; Sets 4-byte data.
DATA_TABLE_END:
```






Figure 4.1.7 Description example 1 for initial setting



# 4.2 Initial Setting the CPU

Each register as well as RAM and other resources must be initial set immediately after power-on or after a reset. If the CPU internal registers remain unset or there is unintended data left in memory before program execution, all this could cause the program to run out of control. Therefore, the internal resources must be initial set at the beginning of the program. This initial setting includes the following:

- Declaration to the assembler
- Initialization of the CPU internal registers, flags, and RAM area
- Initialization of work area
- Initialization of built-in peripheral functions such as port, timer, and interrupt

# 4.2.1 Setting CPU Internal Registers

After a reset is canceled, normally it is necessary to set up the registers related to the processor modes and system clock. For a setup example, refer to Section 4.2.7, "Sample Program List 2 (Initial Setting 2)".

# 4.2.2 Setting Stack Pointer

When using a subroutine or interrupt, the return address, etc. are saved to the stack. Therefore, the stack pointer must be set before calling the subroutine or enabling the interrupt. For a setup example, refer to Section 4.2.7, "Sample Program List 2 (Initial Setting 2)".

# 4.2.3 Setting Base Registers (SB, FB)

The M16C/60, M16C/20 series has an addressing mode called "base register relative addressing" to allow for efficient data access. Since a relative address from an address that serves as the base is used for access in this mode, it is necessary to set the base address before this addressing mode can be used. For a setup example, refer to Section 4.2.7, "Sample Program List 2 (Initial Setting 2)".

# 4.2.4 Setting Interrupt Table Register (INTB)

The interrupt vector table in the M16C/60, M16C/20 series is variable. Therefore, the start address of vectors must be set before using an interrupt. For a setup example, refer to Section 4.2.7, "Sample Program List 2 (Initial Setting 2)".

# 4.2.5 Setting Variable/Fixed Vector

There are two types of vectors in the M16C/60, M16C/20 series: variable vector and fixed vector. For details on how to set these types of vectors when using interrupts, and about measures to prevent the program from going wild when not using interrupts, refer to Section 4.2.7, "Sample Program List 2 (Initial Setting 2)".

# 4.2.6 Setting Peripheral Functions

The following explains how to initial set the RAM, ports, and timers built in the M16C/60, M16C/20 series. For more information, refer to functional description in the user's manual of your microcomputer.

# **Initial Setting Work Areas**

Normally clear the work areas to 0 by initial setting. If the initial value is not 0, set that initial value in each work area. Figure 4.2.1 shows an example for initial setting a work area.




Figure 4.2.1 Example for initial setting a work area



# **Initial Setting Ports**

It is when a port direction register is set for output that data is output from a port. To prevent indeterminate data from being output from ports, set the initial value in each output port before setting their direction register for output. Figure 4.2.2 shows an example for initial setting ports.

Figure 4.2.2 Example for initial setting ports

# **Setting Timers**

When using the M16C/60, M16C/20 series built-in peripheral functions such as a timer, initial set the related registers (in SFR area). Figure 4.2.3 shows an example for setting timer A0.

```
;----- Initial setting of timer A0 -----
TAOS .BTEQU
                0,TABSR
      MOV.B
                #01000000B,TA0MR ; Setting of timer A0 mode register
                                     ; (Mode: timer mode; Divide ratio: 1/8)
      MOV.B
                #00000111B,TA0IC
                                     ; Clears timer A0 interrupt request bit.
                                     ; Enables timer A0 interrupt (priority level: 7).
      MOV.W
                                     ; Sets count value in timer A0.
                #2500-1,TA0
      BSET
                TA0S
                                     ; Timer A0 starts counting.
```

Figure 4.2.3 Example for setting timer



# 4.2.7 Sample Program List 2 (Initial Setting 2)

.********	****** In	clude*************	***********
, .INCLUD	E	m30600.inc	
, *******	·*********** S	ymbol definition******	*******
;			
RAM_TOP		.EQU 00400H	; Start address of RAM
RAM_END			; End address of RAM
ROM_TOP			; Start address of ROM
	CT_TOP		; Start address of fixed vector
SB_BASE	01_101		; Base address of SB relative addressing
FB_BASE			_
rb_base		.EQU 0046011	; Base address of FB relative addressing
, .******* ,	***** Al	location of work RAM	area********
; OFOTION	LWORK DA	ΤΛ	
	N WORK,DA		
.ORG	RAM_TOP	,	
;			
WORKRAN	/I_TOP:		
WORK_1:		.BLKB 1	
WORK_2:		.BLKB 1	
WORKRAN	/I_END:		
;			
		•	***********
		•	******
;====== ;	======	= Startup ======	
;======; ; .SECTIO	======	= Startup ======= PROGRAM,CODE	; Declares section name and section type.
;======; ; .SECTIO .ORG	======	PROGRAM,CODE ROM_TOP	; Declares section name and section type. ; Declares start address.
;======; ; .SECTIO .ORG .SB	======	PROGRAM,CODE ROM_TOP SB_BASE	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler.
;======; ; .SECTIO .ORG	======	PROGRAM,CODE ROM_TOP	; Declares section name and section type. ; Declares start address.
;======; ; .SECTIO .ORG .SB .FB	======	PROGRAM,CODE ROM_TOP SB_BASE	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler.
;======; ; .SECTIO .ORG .SB	====== N	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler.
;======; ; .SECTIO .ORG .SB .FB	LDC	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE #RAM_END+1,ISP	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer.
;======; ; .SECTIO .ORG .SB .FB	====== N	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler.
;======; ; .SECTIO .ORG .SB .FB	LDC	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE #RAM_END+1,ISP	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB #03H,PRCR	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register. ; Removes protect.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB #03H,PRCR	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register. ; Removes protect.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC MOV.B MOV.W	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE  #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB  #03H,PRCR #0007H,PM0	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register. ; Removes protect. ; Sets processor mode registers 0 and 1.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC MOV.B MOV.W MOV.W	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE  #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB  #03H,PRCR #0007H,PM0 #2008H,CM0	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register. ; Removes protect. ; Sets processor mode registers 0 and 1. ; Sets system clock control registers 0 and 1.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC LDC MOV.B MOV.W MOV.W	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE  #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB  #03H,PRCR #0007H,PM0 #2008H,CM0	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register. ; Removes protect. ; Sets processor mode registers 0 and 1. ; Sets system clock control registers 0 and 1.
;======; ; .SECTIO .ORG .SB .FB	LDC LDC LDC MOV.B MOV.W MOV.W MOV.B	PROGRAM,CODE ROM_TOP SB_BASE FB_BASE  #RAM_END+1,ISP #SB_BASE,SB #FB_BASE,FB  #03H,PRCR #0007H,PM0 #2008H,CM0 #0,PRCR	; Declares section name and section type. ; Declares start address. ; Declares SB register value to the assembler. ; Declares FB register value to the assembler. ; Sets initial value in stack pointer. ; Sets initial value in SB register. ; Sets initial value in FB register. ; Removes protect. ; Sets processor mode registers 0 and 1. ; Sets system clock control registers 0 and 1. ; Protects all registers.



	MOV.W	#0FFF0H,PUR1	; Connects internal pull-up resistors.
,	MOV.W MOV.W MOV.W SSTR.W	#0,R0 #(RAM_END - RAM_TOP) #WORKRAM_TOP,A1	; Clears WORK_RAM to 0. //2,R3
;======	=====Main pr	ogram ========	
MAIN:			
	JSR FSET	INIT	; Sets initial value in work RAM.
MAIN_10:	FSET	I	; Enables interrupts.
1017 till 1_10:	MOV.B	WORK_1,R0L	
;			
;			
;	•		
	JMP MAIN_10		
, ·	====== INIT routi	ne=======	
, INIT:			
	MOV.B	#0FFH,WORK_1	
	MOV.B	#0FFH,WORK_2	
	MOV.B	#00000111B,TA0IC	; Clears interrupt request bit. ; Enables timer A0 interrupt (priority level:
	MOV.B	#01000000B,TA0MR	; Sets timer A0 mode register.
	MOV.W	#2500-1,TA0	; Sets count value in timer A0.
	BSET	0,TABSR	; Timer A0 starts counting.
INIT_END:	RTS		
;			
	===== TA0 inte	rrupt processing program =	
INT_TA0:	PUSHM	R0,R1,R2,R3,A0,A1	
;		10,101,112,110,710,711	
;			
;	Program		
;			
;			
INIT TAO F	POPM	R0,R1,R2,R3,A0,A1	
INT_TA0_E	REIT		
;	<b>D</b>		
;======= dummy:	===== Dummy II	nterrupt program ======	=======================================
duminy.	REIT		
•			

7).



.**********	*******Setting of va	riable vector table************************************
;		
	ECT,ROMDATA	4.4 * 4)
.ORG	VECT_TOP+(	11"4)
;	al	DMAO intermed an other
.LWORD	dummy	; DMA0 interrupt vector
.LWORD	dummy	; DMA1 interrupt vector
.LWORD	dummy	; Key input interrupt vector
.LWORD	dummy	; A-D interrupt vector
.LWORD	dummy	; Unused
.LWORD	dummy	; Unused
.LWORD	dummy	; UART0 transmit interrupt vector
.LWORD	dummy	; UART0 receive interrupt vector
.LWORD	dummy	; UART1 transmit interrupt vector
.LWORD	dummy	; UART1 receive interrupt vector
.LWORD	INT_TA0	; Sets jump address in timer A0 interrupt vector.
.LWORD	dummy	; Timer A1 interrupt vector
.LWORD	dummy	; Timer A2 interrupt vector
.LWORD	dummy	; Timer A3 interrupt vector
.LWORD	dummy	; Timer A4 interrupt vector
.LWORD	dummy	; Timer B0 interrupt vector
.LWORD	dummy	; Timer B1 interrupt vector
.LWORD	dummy	; Timer B2 interrupt vector
.LWORD	dummy	; INT0 interrupt vector
.LWORD	dummy	; INT1 interrupt vector
.LWORD	dummy	; INT2 interrupt vector
;		
.*************************************	****** Setting of fix	xed vector ************************************
;		
.SECTIONF_	_VECT,ROMDATA	
.ORG	FIXED_VECT	_TOP
;		
.LWORD	dummy	; Undefined instruction interrupt vector
.LWORD	dummy	; Overflow (INTO instruction) interrupt vector
.LWORD	dummy	; BRK instruction interrupt vector
.LWORD	dummy	; Address match interrupt vector
.LWORD	dummy	; Single-step interrupt vector (normally inhibited from use)
.LWORD	dummy	; Watchdog timer interrupt vector
.LWORD	dummy	; DBC interrupt vector (normally inhibited from use)
.LWORD	dummy	; NMI interrupt vector
.LWORD	START	; Sets reset vector.
;		
.END		

Figure 4.2.4 Description example 2 for initial setting



# 4.3 Setting Interrupts

This section explains the method of processing and description that is required when executing an interrupt handling program and how to execute multiple interrupts.

Following processing is required when executing an interrupt handling program:

- (1) Setting interrupt table register
- (2) Setting variable/fixed vectors
- (3) Enabling interrupt enable flag
- (4) Setting interrupt control register
- (5) Saving and restoring register in interrupt handler routine

# 4.3.1 Setting Interrupt Table Register

The start address of variable vectors can be specified by the interrupt table register (INTB). The variable vector area is comprised of 256 bytes, four bytes per vector, beginning with the address specified in the interrupt table register. Each vector is assigned a software interrupt number, ranging from 0 to 63.



# 4.3.2 Setting Variable/Fixed Vectors

When an interrupt occurs, the program jumps to the address that is preset for each interrupt source. This address is called the "interrupt vector."

To set interrupt vectors, register the start address of each interrupt handler program in the variable/fixed vector table. For an example of how the vectors actually are registered, refer to Section 4.3.6, "Sample Program List 3 (Software Interrupt)".

#### Variable Vector Table

The variable vector table is a 256-byte interrupt vector table with its start address indicated by a value in the interrupt table register (INTB). This vector table can be located anywhere in the entire memory space. One vector consists of four bytes, with each vector assigned a software interrupt number from 0 to 63.




Figure 4.3.1 Variable vector table

### 4.3.3 Enabling Interrupt Enable Flag

Since interrupts are disabled immediately after power-on or after a reset is deactivated, they must be enabled in the program. This can be accomplished by setting the flag register I flag to 1. Interrupts are enabled the moment the I flag is set to 1. If interrupts are enabled at the beginning of the program, the program could run out of control. To prevent this problem, be sure to initial set the CPU internal resources before enabling interrupts.

# 4.3.4 Setting Interrupt Control Register

Bits 0 to 2 in each interrupt control register can be used to set the interrupt priority level of each interrupt. Level = 0 results in the interrupt being, in effect, disabled. Therefore, set a level that is equal to or greater than 1. Bit 3 of the interrupt control register is the interrupt request flag. Although this flag is cleared to 0 after a reset is deactivated, there is a possibility that the flag remains set (= 1). For safety reason, therefore, clear this flag to 0 before enabling the interrupt enable flag (I flag).

For the bit arrangement of each interrupt control register, priority levels, and other details, refer to the user's manual of your microcomputer.



# 4.3.5 Saving and Restoring Registers in Interrupt Handler Routine

When an interrupt is accepted, the following resources are automatically saved to the stack. For details on how they are saved and restored to and from the stack, refer to Section 4.5.2, "Stack Area."

- PC (program counter)
- FLG (flag register)

Always be sure to use the REIT instruction to return from the interrupt handler routine. After the interrupt processing is completed, this instruction restores the registers, return address, etc. from the stack, thus allowing the main program to restart processing where it left off.

In addition to the automatically saved registers, there may be some other register which is used in the interrupt handler routine and, therefore, whose previous content needs to be retained. If there is a such a register, save it to the stack in software. For an example of how registers are saved and restored in the interrupt handler routine, refer to Section 4.3.6, "Sample Program List 3 (Software Interrupt)".

# **Methods for Saving and Restoring Registers**

If in addition to the automatically saved registers there is any register which is used in the interrupt handler routine and, therefore, whose previous content needs to be retained, save it to the stack area in software. There are two methods for saving and restoring this register. The following shows the processing procedure for each method.

#### (1) Using push/pop instructions to save and restore registers

(1a) Saving registers individually

PUSH.B R0L PUSH.W R1

(1b) Restoring registers individually

POP.B R0L POP.W R1

(2a) Saving registers collectively

PUSHM R0,R1,R2,R3,A0,A1

(2b) Restoring registers collectively

POPM R0,R1,R2,R3,A0,A1

#### (2) Switching over register banks to save and restore registers

This method will be effective when it is necessary to reduce the overhead time of interrupt processing.

(a) Using register bank 1


FSET B

(b) Using register bank 0

FCLR B



### **Description of Interrupt Handling Program**



Note: If both register banks 0 and 1 are used in the main program, the method for saving and restoring registers by register bank switchover cannot be used.



# 4.3.6 Sample Program List 3 (Software Interrupt)

The INTO instruction (overflow) interrupt is a software interrupt where an interrupt is generated by executing this instruction when the overflow flag is set to 1. Figure 4.3.3 shows an example for using this software interrupt.

```
.INCLUDE m30600.inc
RAM TOP
            .EQU 00400H
                              ; Start address of RAM
RAM_END
             .EQU 02BFFH
                              ; End address of RAM
ROM_TOP
             .EQU 0F0000H
                              ; Start address of ROM
             .EQU 0FFF00H
VECT TOP
                              : Start address of variable vector
FIXED_VECT_TOP .EQU 0FFFDCH
                              ; Start address of fixed vector
SB BASE
             .EQU 00380H
                              ; Base address of SB relative addressing
FB_BASE
            .EQU 00480H
                              ; Base address of FB relative addressing
********************* Allocation of work RAM area
.SECTION WORK,DATA
.ORG
        RAM TOP
WORKRAM_TOP:
WORK 1:
             .BLKW
                          1
WORK 2:
             .BLKB
ANS_L:
             .BLKW
                          1
ANS_H:
             .BLKW
WORKRAM END:
.SECTION PROGRAM, CODE
.ORG
        ROM TOP
.SB
        SB_BASE
                               ; Declares SB register value to the assembler.
.FB
        FB_BASE
                               ; Declares FB register value to the assembler.
START:
    LDC
             #RAM_END+1,ISP
                               ; Sets initial value in stack pointer.
    LDC
             #SB_BASE,SB
                               ; Sets initial value in SB register.
    LDC
             #FB_BASE,FB
                              ; Sets initial value in FB register.
    MOV.B
             #03H,PRCR
                               ; Removes protect.
                              ; Sets processor mode registers 0 and 1.
    MOV.W
             #0087H,PM0
    MOV.W
             #2008H,CM0
                               ; Sets system clock control registers 0 and 1.
    MOV.B
             #0,PRCR
                               ; Protects all registers.
```



```
LDC
                 #0,FLG
                                       ; Sets initial value in flag register.
     LDINTB
                 #VECT_TOP
                                       ; Sets initial value in interrupt table register.
     MOV.W
                 #0FFF0H,PUR1
                                       ; Connects internal pull-up resistors.
     MOV.W
                 #0,R0
                                       ; Clears WORK_RAM to 0Ø.
     MOV.W
                 #((RAM_END+1) - RAM_TOP)/2,R3
     MOV.W
                 #WORKRAM_TOP,A1
     SSTR.W
                ===== Main program =======
MAIN:
                 INIT
     JSR
                                       ; Sets initial value in work RAM.
MAIN_10:
     MOV.W
                 WORK_1,R0
     DIV.B
                 #4
                                       ; Signed division
     INTO
                                       ; If operation results in overflow, (O flag = 1) executes
                                       ; INTO instruction and an interrupt is generated.
     MOV.B
                 R0L,WORK 2
     MOV.W
                      #0,R0
     MOV.W
                      #0,R2
     MOV.W
                      #1234H,A0
     MOV.W
                      #5678H,A1
     MOV.W
                      #0FFH,R3
     RMPA.W
                                       ; Sum of products calculation
     INTO
                                       ; If operation results in overflow (O flag = 1), executes
                                       ; INTO instruction and an interrupt is generated.
     MOV.W
                      R2,ANS_H
     MOV.W
                      R0,ANS_L
                 MAIN_10
     JMP
                     INIT routine=======
INIT:
     MOV.W
                      #0FFFFH,WORK_1
     MOV.B
                      #0FFH,WORK 2
     MOV.W
                      #0,ANS_L
     MOV.W
                      #0,ANS_H
INIT_END:
     RTS
```



```
;========= Overflow interrupt handling program===================================
INT_OVER_FLOW:
     PUSHM
                    R0,R1,R2,R3,A0,A1
               Program
     POPM
                    R0,R1,R2,R3,A0,A1
INT_OVER_FLOW_END:
     REIT
;============Dummy interrupt program ========================
dummy:
     REIT
     .SECTION
               F_VECT,ROMDATA
 .ORG
               FIXED_VECT_TOP
 .LWORD
               dummy
                                    ; Undefined instruction interrupt vector
 .LWORD
               INT_OVER_FLOW
                                    ; Sets overflow interrupt vector.
 .LWORD
               dummy
                                    ; BRK instruction interrupt vector
 .LWORD
               dummy
                                    ; Address match interrupt vector
 .LWORD
               dummy
                                    ; Single-step interrupt vector
                                    ; (normally inhibited from use)
 .LWORD
               dummy
                                    ; Watchdog timer interrupt vector
 .LWORD
               dummy
                                    ; DBC interrupt vector (normally inhibited from use)
 .LWORD
               dummy
                                    ; NMI interrupt vector
 .LWORD
               START
                                    ; Sets reset vector.
 .END
```

Figure 4.3.3 Example for using software interrupt



### 4.3.7 ISP and USP

The M16C/60 series has two stack pointers: an interrupt stack pointer (ISP) and a user stack pointer (USP). Use of these stack pointers is selected by the U flag.

- (1) ISP is used when U = 0 Registers are saved and restored to and from the address indicated by ISP.
- (2) USP is used when U = 1 Registers are saved and restored to and from the address indicated by USP.

Be sure to use ISP when creating the program in only the assembly language (i.e., when not using the OS). Although it is possible to use USP, caution is required in using peripheral I/O interrupts in this case. For details, refer to "Relationship between Software Interrupt Numbers and Stack Pointer" in the next page.

### **Assignment of Software Interrupt Numbers**

In the M16C/60 series, software interrupt numbers are available in the range of 0 to 63. Numbers 11 through 31 are reserved for peripheral I/O interrupts. Therefore, assign the remaining numbers 0 through 10 and 32 through 63 to software interrupts (INT instruction).

However, for reasons of application of the M16C/60 series, software interrupt numbers 32 through 63 are assigned for the software interrupts that are used by the OS (real-time monitor MR30), etc. Basically, Renesas recommends using software interrupt numbers 0 through 10.




Figure 4.3.4 Assignment of software interrupt numbers

Note: When not using the OS, software interrupts can be assigned numbers 32 through 63. In this case, stack pointer setup requires caution.




### Relationship between Software Interrupt Numbers and Stack Pointer

#### (1) When an interrupt of software interrupt number 0 to 31 occurs

- (a) The content of the FLG register is saved to a temporary register in the CPU.
- (b) The U, I, and D flags of the FLG register are cleared. By operation in (b)
  - The stack pointer is forcibly switched to the interrupt stack pointer (ISP).
  - Multiple interrupts are disabled.
  - Debug mode is cleared (program is not single-stepped).
- (c) The content of the temporary register in the CPU (to which FLG has been saved) and that of the PC register are saved to the stack area.
- (d) The interrupt request bit for the accepted interrupt is reset to 0.
- (e) The interrupt priority level of the accepted interrupt is set to the processor interrupt priority level (IPL).
- (f) The address written in the interrupt vector is placed in the PC register.

< Stack status after interrupt request is accepted >



< FLG status after interrupt request is accepted >





Figure 4.3.5 When an interrupt of software interrupt number 0 to 31 occurs



#### (2) When an interrupt of software interrupt number 32 to 63 occurs

- (a) The content of the FLG register is saved to a temporary register in the CPU.
- (b) The I and D flags of the FLG register are cleared. By operation in (b)
  - The stack pointer used in this case is one that was active when the interrupt occurred.
  - Multiple interrupts are disabled.
  - Debug mode is cleared (program is not single-stepped).
- (c) The content of the temporary register in the CPU (to which FLG has been saved) and that of the PC register are saved to the stack area.
- (d) The interrupt request bit for the accepted interrupt is reset to 0.
- (e) The interrupt priority level of the accepted interrupt is set to the processor interrupt priority level (IPL).
- (f) The address written in the interrupt vector is placed in the PC register.

<Stack status after interrupt request is accepted>



<FLG status after interrupt request is accepted>




Figure 4.3.6 When an interrupt of software interrupt number 32 to 63 occurs

Note: If multiple interrupts of the same interrupt priority level that is set in software occur simultaneously during execution of one instruction, the interrupts are accepted according to hardware interrupt priority levels.

Example: The following lists the M16C/60 group hardware interrupt priority levels.

tNT1 > Timer B2 > Timer B0 > Timer A3 > Timer A1 > tNT2 > tnt B1 > Timer A4 > Timer A2 > UART1 receive > UART0 receive > A-D conversion > DMA1 > Timer A0 > UART1 transmit > UART0 transmit > Key input interrupt > DMA0



# 4.3.8 Multiple Interrupts

When one interrupt is enabled in normal interrupt handling, the interrupt enable flag (I flag) is cleared to 0 (interrupts disabled). No other interrupts are accepted until after the enabled interrupt is serviced. However, it is possible to accommodate multiple interrupts by setting the interrupt enable flag to 1 (to enable interrupts) in the program.

### **Example of Multiple Interrupt Execution**

As an example of multiple interrupt execution, Figure 4.3.7 shows a flow of program execution in cases when multiple interrupts (a), (b), and (c) occur.

- (a) Interrupt 1 occurs when executing the main routine
- (b) Interrupt 2 occurs when servicing interrupt 1
- (c) Interrupt 3 occurs when servicing interrupt 2

In this example, the following is assumed: IPL (processor interrupt priority level) = 0 Interrupt priority level of interrupt 1 = 3




Figure 4.3.7 Example of multiple interrupt execution



# 4.4 Dividing Source File

Write the program separately in several source files. This helps to make your program put in order and easily readable. Furthermore, since the program can be assembled separately one file at a time, it is possible to reduce the assemble time when correcting the program. This section explains how to divide the source file.

# 4.4.1 Concept of Sections


A program written in the assembly language generally consists of a work area, program area, and constant data area. When the source file (\*\*\*.AS30) is assembled by the assembler (as30), relocatable module files (\*\*\*.R30) are generated. The relocatable module files contain one or more of these areas. A section is the name that is assigned to each of these areas. Consequently, a section can be considered to be the name that is assigned to each constituent element of the program.

Note that the assembler (as30) requires that even in the case of the absolute file, there must always be at least one section specified in one file.



#### **Functions of Sections**

When linking the source files, the areas of the same section name are located at contiguous addresses sequentially in order of specified files. Furthermore, the start address of each section can be specified when linking. This means that each section can be relocated any number of times without having to change the source program. Figure 4.4.1 shows an example of how sections actually are located in memory.





# 4.4.2 Dividing Source File

The as30 used in this manual is a relocatable assembler. When using a relocatable assembler, it is normally desirable to write the program source separately in several files. The following lists the advantages that can be obtained by dividing the source file:

### (1) Shared program and data

Data exchanges between development projects are facilitated, making it possible to reuse only a necessary part from existing software.


#### (2) Reduced assemble time

When modifying or correcting the program, only the modified or corrected file needs to be reasssembled. This helps to reduce the assemble time.

The following explains how to write the source program in cases when the file is divided into three (definition, main program, and subroutine processing).




# **Division Example 1: Definition (WORK.A30)**






# **Division Example 2: Main Program (MAIN.A30)**






# **Division Example 3: Subroutine Processing (SUB\_1.A30)**



### Making Use of Include File

Normally, write part of external reference specification of symbols and bit symbols (those defined with .EQU, .BTEQU) and/or labels (those having address information) in one include file. In this way, without having to specify external reference in each source file, it is possible to externally reference symbols and labels by reading include files into the source file.

# (1) Example for referencing symbols



#### (2) Example for referencing global labels




Figure 4.4.5 Example of include file



### Making Use of Directive Command .LIST

By writing directive commands ".LIST ON" and ".LIST OFF" at the beginning and end of an include file, it is possible to inhibit the include file from being output to an assembler list file. Figure 4.4.6 shows examples of assembler list files, one not using these directive commands (expansion 1) and one using them (expansion 2).





Figure 4.4.6 Utilization of directive command .LIST



# 4.4.3 Library File


A library file refers to a collection of several relocatable module files. If there are frequently used modules, collect them in a single library file using the librarian (lib30) that is included with the AS30 system. When linking source files, specify this library file (\*\*\*.LIB). By so doing, only the necessary modules (those specified in the file as externally referenced) can be extracted when linking. This makes it possible to reduce the assemble time and reuse the program. The following shows an example of how a library file is created and how it is linked.

### **Creating Library File**





# **Example for Linking Library Files**





# 4.5 A Little Tips...

This section provides some information, knowledge of which should prove helpful when using the M16C/60 series. This information is provided for several important topics, so refer to the items in interest.

# 4.5.1 Stack Area

The following explains how to set up stack pointers and how to save and restore to and from the stack area when using an interrupt and a subroutine.

### **Setting Up Stack Pointers (ISP, USP)**

### (a) Choosing the stack pointer to be used (ISP or USP)

When using only the assembler, normally choose the ISP. For details, refer to Section 4.3.7, "ISP and USP".

#### (b) Set the initial value in the selected stack pointer register.

Since the M16C/60 group stack is a FILO type, Renesas recommends setting the initial value of the stack pointer at the last RAM address.

Example: Setting "2C00H" in interrupt stack pointer

LDC #0000000B,FLG; Uses interrupt stack pointer (ISP).

LDC #02C00H,ISP ; Sets "2C00H" in ISP.

Note 1: FILO (first-in, last-out). When saving registers, they are stacked in order of addresses beginning with the largest address. When restored, they are removed from the stack in order of addresses beginning with the smallest address, one that was saved last.

Note 2: FLG and ISP are control registers. Use the LDC instruction (transfer to a control register) to set up these registers.



### Saving and Restoring to and from Stack Area

Registers and internal other resources are saved and restored to and from the stack area in the following cases:

#### (1) When an interrupt is accepted

When an interrupt is accepted, the registers listed below are saved to the stack area. Program counter (PC)  $\rightarrow$  2 low-order bytes Flag register (FLG)  $\rightarrow$  2 bytes ... Total 4 bytes

After the interrupt is serviced, the above registers that have been saved to the stack area are restored from the stack by the REIT instruction.




Figure 4.5.1 Saving and restoring to/from stack when interrupt is accepted

### (2) When subroutine is called (when JSR, JSRI, or JSRS instruction is executed)

When the JSR, JSRI, or JSRS instruction is executed, the following register is saved to the stack area.

Program counter (PC) → 3 bytes ... Total 3 bytes

After subroutine execution is completed, the above register that has been saved to the stack area is restored from the stack by the RTS instruction.




Figure 4.5.2 Saving and restoring to/from stack when subroutine is called



# 4.5.2 Setup Values of SB and FB Registers

The following explains the setup values of the SB and FB registers.

### **General Setup Values of SB and FB Registers**

Setting the start addresses of the areas that contain frequently accessed data in the SB and FB registers should prove effective. Therefore, it is advisable to set the start address of the SFR or the work RAM area in these registers. Figure 4.5.3 shows an example for setting values in the SB and FB registers. : Less frequently accessed register group 00000H : More frequently accessed register group 0005FH SFR area SB register setup value 00380H 003FFH Effective range of SBrelative addressing 00400H 0047FH 00480H FB register setup value 00500H Effective range of FB relative 0057FH addressing Internal RAM area 02BFFH By locating the SB and FB registers at 02C00H contiguous effective range of addresses, it is possible to access data in a total 512 bytes of area by SB and FB relative addressing. **FFFFFH** Note: The M16C/60 group memory map is used here. Figure 4.5.3 General method for setting SB and FB register values



# 4.5.3 Alignment Specification

The following explains about alignment specification.

### **What Does Alignment Specification Mean?**

When alignment is specified, the assembler corrects the address that contains code for the line immediately after directive command ".ALIGN" is written to an even address. If the section type is CODE or ROMDATA, a NOP instruction is written into the space that is made blank as a result of address correction. If the section type is DATA, the address value is incremented by 1. If the address where this directive command is written happens to be an even address, no correction is made.

This directive command can be written under the following conditions:

#### (1) For relative attribute sections

Only when address correction is specified in section definition .SECTION WORK, DATA, ALIGN

### (2) For absolute attribute sections

No specific restrictions .SECTION WORK, DATA


.ORG 400H



# **Advantages of Alignment Specification (Correction to Even Address)**

If data of different sizes such as a data table are located at contiguous addresses, the data next to an odd size of data is located at an odd address. In the M16C/60 series, word data (2-byte data) beginning with an even address is read/written in one access, those beginning with an odd address requires two accesses for read/write. Consequently, instruction execution can be sped up by locating data at even addresses. In this case, however, ROM (or RAM) efficiency decreases. Figure 4.5.4 shows an example of a program description that contains alignment specification.

#### (1) For relative attribute sections



# (2) For absolute attribute sections




Figure 4.5.4 Example of alignment specification



### 4.5.4 Watchdog Timer

The following explains the precautions on and the method for using the watchdog timer.


### What Does a Watchdog Timer Do?

The watchdog timer is a 15-bit timer used to prevent the program from going wild. If the program runs out of control, the watchdog timer underflows, thereby generating a watchdog timer interrupt. The program can be restarted by a software reset, etc. in the interrupt handler routine. The watchdog timer interrupt is a nonmaskable interrupt. The watchdog timer is idle immediately after a reset is deactivated; it is invoked to start counting by writing to the watchdog timer start register.

### **Method for Detecting Program Runaway**

The chart below shows an operation flow when the program is found out of control and the method of runaway detection.

#### (1) Operation flow



- • Write to the watchdog timer start register before the watchdog timer underflows.
- An interrupt is generated unless some processing is executed to write to the watchdog timer start register before the watchdog timer underflows due to program runaway.
- • When a watchdog timer interrupt occurs, the program is restarted by a software reset in the interrupt handler routine.

Figure 4.5.5 Operation flow when program runaway is detected

#### (2) Method of runaway detection

Program a procedure so that a write to the watchdog timer start register is performed before the watchdog timer underflows. By writing to the watchdog timer start register, the initial count "7FFFH" is set in the watchdog timer. (This is fixed, and not other value can be set.) If this write operation is inserted in a number of locations, it can happen that a write to the watchdog timer start register is performed at a place to which the program has been brought by runaway. Thus, no where in the program can it be detected to have run out of control. Therefore, be careful that this write operation is inserted in only one location such as the main routine that is always executed. However, consider the length of the main routine and that of the interrupt handler routine to ensure that a write to the watchdog timer start register will be performed before a watchdog timer interrupt occurs.



- (3) Restarting the program which is out of control
  - Program a procedure so that bit 3 (software reset bit) of processor mode register 0 is set to 1 in the interrupt handler routine. This causes a software reset to occur, allowing the program to restart after being reset. (In this case, the internal RAM holds the contents that were stored in it immediately before the system was reset.)
  - Before this facility can be used, the start address of the interrupt handling program must be set to the interrupt vector of the watchdog timer interrupt.
  - When resetting the system to restart the program, be sure to use a software reset. If the same value (address) as the reset vector happens to be set to the interrupt vector of the watchdog timer interrupt, the IPL (processor interrupt priority level) remains 7 without being cleared. Consequently, all other interrupts are disabled (and remain disabled) when the program is restarted after being reset.



# **Examples of Runaway Detection Programs**

Figures 4.5.6 and 4.5.7 show sample programs in which the watchdog timer is used to detect program runaway.

Example 1: Operation (subroutine) for writing to the watchdog timer start register is executed periodically at predetermined intervals





Figure 4.5.6 Example of runaway detection program 1

Example 2: Interrupt handling program to restart the system is executed when a watchdog timer interrupt occurs



- Note 1: If the program runs out of control, the contents of the base registers (SB, FB) are not guaranteed. Therefore, they must be set correctly again before writing values to the SFR.
- Note 2: The system enters a reset sequence immediately after the software reset bit is set to 1. Therefore, no instructions following it are executed.

Figure 4.5.7 Example of runaway detection program 2



# 4.6 Sample Programs

This section shows examples of commonly used processing in programming of the M16C/60, M16C/20 series. For more information, refer to Application Notes, "M16C/60, M16C/20 Series Sample Programs Collection".

### **Conditional Branching Based on Specified Bit Status**

```
BTST 0,WORK_1
JC LABEL1 ; Branches to LABEL1 if specified bit = 1.

Conditional branched by two instructions.

LABEL1:
BTST 1,WORK_1
JNC LABEL2 ; Branches to LABEL2 if specified bit = 0.

LABEL2:
;
```

Figure 4.6.1 Sample program for conditional branching based on specified bit status

### **Retrieving Data Table**





Figure 4.6.2 Sample program for table retrieval



### **Table Jump Using Argument**





# 4.7 Generating Object Files

The AS30 system is a program development support tool consisting of an assembler (as30), linkage editor (ln30), load module converter (lmc30), and other tools (lb30, abs30, and xrf30). This section explains how to generate object files using the AS30 system.




Figure 4.7.1 Outline of processing by AS30

Note: In this manual, the AS30 system is referred to by "AS30 system" (uppercase) when it means the entire system or by "as30" (lowercase) when it means only the assembler (as30).



# 4.7.1 Assembling

The following explains the files generated by the relocatable assembler (as30) and how to start up the assembler.

### Files Generated by as30

- (1) Relocatable module file (\*\*\*.R30) ... Generated as necessary

  This file is based on IEEE-695. It contains machine language data and its relocation information.
- (2) Assembler list file (\*\*\*.LST) ... Generated when option '-L' is specified

  This file contains list lines, location information, object code, and line information. It is used to output these pieces of information to a printer.
- (3) Assembler error tag file (\*\*\*.TAG) ... Generated when option '-T' is specified

  This file contains error messages for errors that occurred when assembling the source file.

  This file is not generated when no occur was encountered. This file allows errors to be corrected easily when it is used an editor that has the tag jump function.



# Method for Starting Up as 30

### >as30 file name.extension [file name.extension...] [option]


Be sure to write at least one file name. The extension (.A30) can be omitted.

### Table 4.7.1 Command Options of as30

Command Option	Function
	Inhibits assemble processing messages from being output.
-A	Evaluates mnemonic operand.
-C	Displays command options when as30 has started up mac30 and asp30.
-D symbol name = constant	Sets symbol constant.
-F expansion file name	Fixes expansion file of directive commandFILE.
-L	<ul> <li>-L Generates assembler list file.</li> <li>-LI Outputs parts that were found false in conditional assemble to list also.</li> <li>-LM Outputs expansion parts of macro description to list also.</li> <li>-LIM Outputs parts that were found false in conditional assemble as well as expansion parts of macro description to list.</li> </ul>
-M	Generates structured description instruction in byte type.
-N	Inhibits line information of macro description from being output to relocatable module file.
-O directory path name	Specifies directory for file generated by assembler. Do not insert space between the letter O and directory name. (Default is current directory.)
-P	Processes structured description instruction.
-S	Outputs local symbol information to relocatable module fileSM System label information also is output.
-Т	Generates tag file.
-V	Displays version of assembler system each program.
-X command name	Generates error tag file and invokes command.



### **Example for Using as30 Commands**



#### **Assembler List File**


Figure 4.7.1 shows an example of the assembler list file. Line number of list Location address Object code Assemble processing information of as30 Assembly source line \* M16C FAMILY ASSEMBLER \* .80URCE LIST Wed Mar 6 15:17:37 1996 PAGE 001 SEQ. LOC. OBJ. 0XMDA...\*...SOURCE STATEMENT....7....\*...8....\*...9....\*... 1 2 ;SAMPLE PROGRAM 3 .INCLUDE m30600.inc 1 .LIST OFF 5 1 .LIST ON Indicates the nested level of include file. 6 ;\*\*\*\*\*\*\* Allocation of work RAM area 7 8 .SECTION WORK, DATA 9 00400 .ORG 00400H 10 11 00400 WORKRAM\_TOP: 12 00400(000001H) AAA: .BLKB 1 13 00401(000001H) BBB: .BLKB 1 14 00402(000001H) CCC: .BLKB 1 15 00403(000001H) .ALIGN 16 00404(000002H) DDD: .BLKW 1 17 00406 WORKRAM\_END: 18 2,AAA 19 2,00000400h bitsym .BTEQU ; Defines bit symbol. 20 21 00000100h STACK\_SIZE .EQU 256 22 .SECTION STACK, DATA 23 01000 .ORG 01000H 24 01000(000100H) STACK\_TOP: .BLKB STACK\_SIZE ; Allocates stack area (256 bytes). 25 00001100h STACK\_TAIL .EQU STACK\_TOP + STACK\_SIZE



```
* M16C FAMILY ASSEMBLER * SOURCE LIST
                                               Wed Mar 6 15:17:37 1996 PAGE 002
SEQ. LOC. OBJ. 0XMDA...*...SOURCE STATEMENT...7...*...8....*...9....*...
                            61
  62
                                                 ====Startup routine======
  63
                                   .SECTION
                                                 PROGRAM, CODE
                                   .ORG
  64 10000
                                                 10000H
                                   .SB
                                                 00380H
                                                                      ; Declares SB register value to assembler.
  65
                                   .FB
                                                 00500H
                                                                      ; Declares FB register value to assembler.
  66
  67
  68 10000
                                   START:
  69 10000 EB608003
                                          LDC
                                                 #380H.SB
                                                                      ; Sets initial value in SB register.
                                          LDC
  70 10004 EB700005
                                                 #500H,FB
                                                                      ; Sets initial value in FB register.
  72 10008 C7030A00
                            S
                                          MOV.B #03H.PRCR
                                                                      ; Removes protect.
  73 1000C D97F0400
                                          MOV.W#0007H,PM0
                                                                      ; Sets processor mode registers 0 and 1.
  74
                                                                      ; (RD, WRH, WRL, all separate,
  75
                                                                                               16 output, BCLK output,
  76 10010 75CF06000820
                                                                                               wait.
                                  Z: Indicates that zero format has been selected for instruction format.
                                                                                               sets registers 0, 1
  77
                                  S: Indicates that short format has been selected for instruction format.
                                                                                               ratio: f (Xin), subclock
                                  Q: Indicates that quick format has been selected for instruction format.
  78 10016 B70A00
                            Ζ
  79
  80 10019 EB300000
                                          LDC
                                                 #0.FLG
                                                                      ; Sets FLG value (stack pointer ISP is used).
  81 1001D EB400011
                                          LDC
                                                 #STACK_TAIL,ISP
                                                                      ; Sets value of interrupt stack pointer (ISP).
  82 10021 D9EA7D
                                          MOV.W#0FFFEH,PUR1
                                                                      ; Port P44 to P47, port P5 to port P
  85
                                                ======== Main program===
  87 10024
                                   MAIN:
  88 10024 F50700
                            W
                                          JSR
                                                 INIT
                                                                      ; Calls initial setup routine.
  89
                                                                      ; (Jump range: -32,768 to +32,767)
                                          JSR
                                                 DISP
  90 10027 F51400
                                                                      ; LED display routine
                            W
  93
  94 1002A
                                   MAIN_10:
  95 1002A FEFF
                                          JMP
                                                 MAIN_10
                                                                      ; (Jump range: -128 to -127)
  96
 178
                                              S: Indicates that jump distance specifier S has been selected.
                                   .END
                                              B: Indicates that jump distance specifier B has been selected.
 179
                                              W: Indicates that jump distance specifier W has been selected.
                                              A: Indicates that jump distance specifier A has been selected.
Information List
TOTAL ERROR(S) 00000
TOTAL WARNING(S) 00000
                                    Outputs total number of errors derived from assembling, as
TOTAL LINE(S) 00179 LINES
                                    well as total number of warnings and total number of list lines.
Section List
Attr
       Size
                Name
DATA
       0000006(00006H) WORK
DATA
       0000256(00100H) STACK
CODE 0000083(00053H) PROGRAM -
ROMDATA 0000004(00004H) VECT
                                                 Outputs section type, section size, and
                                                 section name.
Figure 4.7.1 Example of assembler list file
```



### **Assemble Error Tag File**





# 4.7.2 Linking

The following explains the files generated by the linkage editor ln30 and how to start up the linkage editor.

# Files Generated by In30

- (1) Absolute module file (\*\*\*.X30) ... Generated as necessary

  This file is based on IEEE-695. It consists of the relocatable module files output by as30 that have been edited into a single file.
- (2) Map file (\*\*\*.MAP) ... Generated when option '-M' or '-MS' is specified

  This file contains link information, section's last located address information, and symbol information. Symbol information is output to this map file only when an option '-MS' is specified.
- (3) Link error tag file (\*\*\*.TAG) ... Generated when option '-T' is specified

  This file contains error messages for errors that have occurred when linking the relocatable module files. This file is not generated when no error was encountered. This file allows errors to be corrected easily when it is used an editor that has the tag jump function.



### Method for Starting Up In30

# >In30 relocatable file name [relocatable file name...] [option]


Be sure to write at least one file name. The extension (.R30) can be omitted.

Table 4.7.2 Command Options of In30


Command Option	Function
	Inhibits link processing messages from being output.
-E address value	Sets start address of absolute module file. Always be sure to insert space between option symbol and address value and use label name or hexadecimal number to write address value.
-G	Outputs source debug information to absolute module file.
-L library file	Specifies library file to be referenced when linking.
-LD path name	Specifies directory of library file.
-M	Generates map file. This file is named after absolute module file by changing its extension to ".map".
-MS	Generates map file that includes symbol information.
-NOSTOP	Outputs all encountered errors to display screen. If not specified, up to 20 errors are output to screen.
-O absolute file name	Specifies absolute module file name. File extension can be omitted. If omitted, extension ".x30" is assumed.
-ORDER	Specifies section arrangement and sequence in which order they are located. If start address is not specified, sections are located beginning with address 0.
-Т	Outputs error tag file.
-V	Displays version on screen. Linker is terminated without performing anything else.
@ command file name	Starts up In30 using specified file as command parameter. Do not insert space between @ and command file name. This option cannot be used with any other option simultaneously.



# **Example for Using In30 Commands**



### **Link Error Tag File**






Figure 4.7.3 Example of link error tag file

Note: Absolute module files are output in the format based on IEEE-695. Since this format is binary, the files cannot be output to the screen or printer; nor can they be edited.



#### Map File

Figure 4.7.4 shows an example of a map file. Link information # (1) LINK INFORMATION In30 -ms smp # LINK FILE INFORMATION smp (smp.r30) Jun 27 14:58:58 1995 Section information #(2) SECTION INFORMATION # SECTION ATR TYPE START LENGTH ALIGN MODULENAME REL DATA 000000 000014 ram smp **REL CODE 000014** 000000 program smp Global label information This information is output only #(3) GLOBAL LABEL INFORMATION when command option '- MS' is specified. 000000 work Global symbol information This information is output only when command # (4) GLOBAL EQU SYMBOL INFORMATION option '- MS' is specified. 000000 sym2 Global bit symbol information This information is output only when command option '- MS' # (5) GLOBAL EQU BIT-SYMBOL INFORMATION # is specified. sym1 1 000001 Local label information This information is output only when command # (6) LOCAL LABEL INFORMATION option '- MS' is specified. @ smp ( smp.r30 ) main 000014 tmp 00000a Local symbol information This information is output only when command option # (7) LOCAL EQU SYMBOL INFORMATION '- MS' is specified. @ smp ( smp.r30 ) sym3 0000003 Local bit symbol information This information is output only when command option '- MS' # (8) LOCAL EQU BIT-SYMBOL INFORMATION # is specified. @ smp ( smp.r30 ) 1 0000000 sym4

Figure 4.7.4 Example of map file



# 4.7.3 Generating Machine Language File

The following explains the files generated by the load module converter lmc30 and how to start up the converter.

### Files Generated by Imc30

- (1) Motorola S format file (\*\*\*.MOT) ... Generated normally
  This is a machine language file normally generated by the converter.
- (2) Intel HEX format file (\*\*\*.HEX) ... Generated when option '-H' is specified

  This is a machine language file generated by the converter when an option '-H' is specified.


### Method for Starting Up Imc30

#### >lmc30 [option] absolute module file name

#### Table 4.7.3 Command Options of Imc30

Command Option	Function
	Inhibits all messages but error messages from being output to the file.
-E start address	Sets program's start address and generates machine language file in Motorola S format. This option cannot be specified simultaneously with option '-H'.
-Н	Generates machine language file in extended Intel HEX format. This option cannot be specified simultaneously with option '-E'.
-L	Sets data length that can be handled in S2 records to 32 bytes. Sets Intel HEX format's data length to 32 bytes.
-O	Specifies file name of machine language file generated by Imc30. This file is generated in current directory. Always be sure to insert space between option and machine language file name. Extension of machine language file can be omitted. (Motorola S format .mot; Intel HEX format .hex)
-V	Displays version of Imc30 on screen. Converter is terminated without performing anything else.

### **Example for Using Imc30 Commands**





REVISION HISTORY	Programming Guidelines <assembly language=""></assembly>
	Application Note

Rev.	Date		Description
		Page	Summary
1.00	Oct 20, 2003	-	First edition issued.
1.01	Feb 10,2004	137	Line 11 to 13 are revised.
1.02	Sep 5,2005	All page	Assembler Language> Assembly Language



### Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.