

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

H8SX Family

Output of Long-Period Pulses by Cascade Connection of 16-Bit Timers

Introduction

Two 16-bit counters (channels 4 and 5) of the 16-bit timer pulse unit (TPU) are cascade-connected for operation as a 32-bit counter, which is used to output long-period pulses.

Target Devices

H8SX/1653 and H8SX/1638 Groups

Preface

Although the writing of this application note is in accord with the hardware manual for the H8SX/1653 Group, the program covered in this application note can be run on the target devices indicated above.

However, since some functional modules may be changed for the addition of functionality etc., be sure to perform a thorough evaluation by confirming the details with the hardware manual for the target device.

Contents

1. Specifications	2
2. Conditions for Application	2
3. Description of Module Used.....	3
4. Description of Operation	8
5. Description of Software	10
6. Documents for Reference	16

1. Specifications

Figure 1 shows an example of long-period pulse output. Long-period pulses are output by employing PWM mode 1 and cascade connection.

With the cascade-connection function, the 16-bit counters of channels 4 and 5 are cascade-connected for operation as a 32-bit counter; that is, the channel-4 counter clock counts overflows of the channel-5 counter clock. Pulse output is obtained by placing channel 4 in PWM mode 1 and having two compare matches controls the output of 0 and 1.

The output pulse waveform has a period of 2.8 s with a width at low-level of 0.7 s.




Figure 1 Example of Long-Period Pulse Output

2. Conditions for Application

Table 1 Conditions for Application

Item	Contents
Operating frequency	Input clock : 12 MHz System clock (I ϕ) : 48 MHz (input clock frequency \times 4) Peripheral module clock (P ϕ) : 24 MHz (input clock frequency \times 2) External bus clock (B ϕ) : 48 MHz (input clock frequency \times 4)
Operating mode	Mode 7 (single-chip mode) Setting of mode pins: MD2 = 1, MD1 = 1, MD0 = 1, MD_CLK = 0
Development tool	High-performance Embedded Workshop Ver.4.04.01
C/C++ compiler	H8S, H8/300 SERIES C/C++ Compiler Ver.6.02.00 (from Renesas Technology Corp.) Option settings -cpu=h8sxa:24:md, -code=machinecode, -optimize=1, -regparam=3, -speed=(register,shift,struct,expression)
Optimizing linkage editor	Optimizing Linkage Editor Ver.9.03.00 (from Renesas Technology Corp.) Option setting -start=P/01000

3. Description of Module Used

3.1 16-Bit Timer Pulse Unit (TPU)

Figure 2 shows a block diagram of the 16-bit timer pulse unit (TPU)




Figure 2 Block Diagram of the TPU

3.2 Cascade-Connected Operation

In the cascade-connected operation of 16-bit timer, two 16-bit counters for different channels are used together as a 32-bit counter. In this function, the channel-1 (channel-4) counter clock counts overflows/underflows of TCNT_2 (TCNT_5) as set in bits TPSC2 to TPSC0 in TCR.

Underflows only occur when the lower-order 16-bit TCNT is in phase-counting mode.

Table 2 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counter operates independently in phase counting mode.

Table 2 Combinations for Cascade Connection

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2
Channels 4 and 5	TCNT_4	TCNT_5

3.2.1 Example of Procedure for Setting Cascade-Connected Operation

Figure 3 shows an example of procedure for setting cascade-connected operation.




Figure 3 Example of Procedure for Setting Cascade-Connected Operation

3.3 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output of 0 or 1, or toggling of the output, can be selected as the response to a compare match with each of the TGRs.

Settings of TGR registers can output a PWM waveform in the range of 0 to 100% duty cycle.

Designating TGR compare match as the counter clearing source enables the cycle to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

1. PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR are output from the TIOCA and TIOCC pins at compare matches A and C, respectively. The outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at compare matches B and D, respectively. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs.

In PWM mode 1, a maximum 4-phase PWM output is possible.

2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty cycle registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronous register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty cycle registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 7-phase PWM output is possible by combined use with synchronous operation.

Table 3 gives the correspondence between PWM output pins and registers.

Table 3 PWM Output Registers and Output Pins

Channel	Registers	Output Pins	
		PWM Mode 1	PWM Mode 2
0	TGRA_0	—	—
	TGRB_0		
	TGRC_0		
	TGRD_0		
1	TGRA_1		
	TGRB_1		
2	TGRA_2		
	TGRB_2		
3	TGRA_3	TIOCA3	TIOCA3
	TGRB_3		
	TGRC_3	TIOCC3	TIOCC3
	TGRD_3		TIOCD3
4	TGRA_4	TIOCA4	TIOCA4
	TGRB_4		TIOCB4
5	TGRA_5	TIOCA5	TIOCA5
	TGRB_5		TIOCB5

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the cycle is set.

3.3.1 Example of Procedure for Setting PWM Mode

Figure 4 shows an example of procedure for setting the PWM mode.




Figure 4 Example of Procedure for Setting PWM Mode

3.3.2 Examples of PWM Mode Operation

Figure 5 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB register as the duty cycle.




Figure 5 Example of PWM Mode Operation (1)

Figure 6 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 3 and 4, TGRB_4 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_3 to TGRD_3, TGRA_4), to output a 5-phase PWM waveform.

In this case, the value set in TGRB_4 is used as the cycle, and the values set in the other TGRs as the duty cycle.




Figure 6 Example of PWM Mode Operation (2)

4. Description of Operation

4.1 Description of Output of Long-Period Pulses

The output of long-period pulses is obtained by cascade-connecting the channel-4 and channel-5 counters and placing channel 4 in PWM mode 1. When the counters are cascade-connected, TCNT_4 counts overflows of TCNT_5.

The output from the TIOCA4 pin turns to 1 on a compare match with TGRA_4 and to 0 on a compare match with TGRB_4. Additionally, TCNT_4 is cleared to H'0000 on a compare match with TGRB_4.

Figure 7 shows the timing of operations for the output of long-period pulses.




Figure 7 Timing of Operation to Output Long-Period Pulses

4.2 Formulas for Calculation of Pulse Output Values

The pulse period and low-level width of the pulse are calculated by the formulas below.

When $P\phi = 24 \text{ MHz}$ and $TGRB_4 = H'03FF$,

$$\begin{aligned} \text{Pulse period} &= \frac{(TGRB_4 + 1) \times \text{TCNT_5 overflow count}}{P\phi} \\ &= \frac{(H'3FF + 1) \times H'10000}{24 \text{ MHz}} \\ &= 2.79 \dots\dots\dots \approx 2.8 \text{ s} \end{aligned}$$

When $P\phi = 24 \text{ MHz}$ and $TGRA_4 = H'00FF$,

$$\begin{aligned} \text{Low-level width} &= \frac{(TGRA_4 + 1) \times \text{TCNT_5 overflow count}}{P\phi} \\ &= \frac{(H'FF + 1) \times H'10000}{24 \text{ MHz}} \\ &= 0.69 \dots\dots\dots \approx 0.7 \text{ s} \end{aligned}$$

5. Description of Software

5.1 Vector Table

Table 4 Vector Table for Interrupt Exception Handling

Exception Handling Source	Vector Number	Address in Vector Table	Destination Interrupt Processing Function
Reset	0	H'000000	init

5.2 List of Functions

Table 5 List of Functions

Name Functions	Description
init	Initialization routine Release the module from the module stop mode, configures the clocks and calls the main function.
main	Main routine Obtain long-period pulse output on the TIOCA4 pin by cascade-connecting channel-4 and channel-5 counters and setting channel 4 to PWM mode 1.

5.3 Description of Functions

5.3.1 init Function

1. Functional overview

Initialization routine releases the module from the module stop mode, sets up the clocks, and calls the main function.

2. Argument

None

3. Return value

None

4. Description of internal registers

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

- System clock control register (SCKCR) Number of bits: 16 Address: H'FFFDC4

Bit	Bit Name	Setting	R/W	Function
10	ICK2	0	R/W	System Clock (I ϕ) Select
9	ICK1	0	R/W	These bits select the frequency of the system clock, which is supplied to the CPU, DMAC, and DTC. 000: Input clock \times 4
8	ICK0	0	R/W	
6	PCK2	0	R/W	Peripheral Module Clock (P ϕ) Select
5	PCK1	0	R/W	These bits select the frequency of the peripheral module clock. 001: Input clock \times 2
4	PCK0	1	R/W	
2	BCK2	0	R/W	External Bus Clock (B ϕ) Select
1	BCK1	0	R/W	These bits select the frequency of the external bus clock. 000: Input clock \times 4
0	BCK0	0	R/W	

- MSTPCRA, MSTPCRB, and MSTPCRC control module stop mode. Setting a bit in these registers to 1 places the corresponding module in module stop mode, while clearing the bit to 0 cancels module stop mode.

- Module stop control register A (MSTPCRA) Number of bits: 16 Address: H'FFFDC8

Bit	Bit Name	Setting	R/W	Function
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable The ACSE bit enables or disables transition to all-module-clock-stop mode. If this bit is set to 1, all-module-clock-stop mode is entered when the SLEEP instruction is executed by the CPU while all the modules under control of the MSTPCR registers are placed in module stop mode. In all-module-clock-stop mode, even the bus controller and I/O ports are stopped to reduce the supply current. 0: Disables transition to all-module-clock-stop mode. 1: Enables transition to all-module-clock-stop mode.
13	MSTPA13	1	R/W	DMA controller (DMAC)
12	MSTPA12	1	R/W	Data transfer controller (DTC)
9	MSTPA9	1	R/W	8-bit timer unit (TMR_3, TMR_2)
8	MSTPA8	1	R/W	8-bit timer unit (TMR_1, TMR_0)
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)
3	MSTPA3	1	R/W	A/D converter (unit 0)
0	MSTPA0	0	R/W	16-bit timer pulse unit (TPU channels 5 to 0)


- Module stop control register B (MSTPCRB) Number of bits: 16 Address: H'FFFDCA

Bit	Bit Name	Setting	R/W	Function
15	MSTPB15	1	R/W	Programmable pulse generator (PPG)
12	MSTPB12	1	R/W	Serial communications interface_4 (SCI_4)
10	MSTPB10	1	R/W	Serial communications interface_2 (SCI_2)
9	MSTPB9	1	R/W	Serial communications interface_1 (SCI_1)
8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus interface_1 (IIC_1)
6	MSTPB6	1	R/W	I ² C bus interface_0 (IIC_0)

- Module stop control register C (MSTPCRC) Number of bits: 16 Address: H'FFFDCC

Bit	Bit Name	Setting	R/W	Function
15	MSTPC15	1	R/W	Serial communications interface_5 (SCI_5), (IrDA)
14	MSTPC14	1	R/W	Serial communications interface_6 (SCI_6)
13	MSTPC13	1	R/W	8-bit timer unit (TMR_4, TMR_5)
12	MSTPC12	1	R/W	8-bit timer unit (TMR_6, TMR_7)
11	MSTPC11	1	R/W	Universal serial bus interface (USB)
10	MSTPC10	1	R/W	Cyclic redundancy check
4	MSTPC4	0	R/W	On-chip RAM_4 (H'FF2000 to H'FF3FFF)
3	MSTPC3	0	R/W	On-chip RAM_3 (H'FF4000 to H'FF5FFF)
2	MSTPC2	0	R/W	On-chip RAM_2 (H'FF6000 to H'FF7FFF)
1	MSTPC1	0	R/W	On-chip RAM_1 (H'FF8000 to H'FF9FFF)
0	MSTPC0	0	R/W	On-chip RAM_0 (H'FFA000 to H'FFBFFF)

5. Flowchart



5.3.2 main Function

1. Functional overview

Main routine obtains long-period pulse output on the TIOCA4 pin by cascade-connecting channel-4 and channel-5 counters and setting channel 4 to PWM mode 1.

2. Argument

None

3. Return value

None

4. Description of internal registers

The internal registers used in this sample task are described below. Note that the settings shown below are not the initial values but the values used in this sample task.

- Port function control register 9 (PFCR9) Number of bits: 8 Address: H'FFFBC9

Bit	Bit Name	Setting	R/W	Function
6	TPUMS4A	0	R/W	TPU I/O Pin Multiplex Function Select This bit selects the TIOCA4 function. 0: Specifies P25 as the output compare output or input capture input pin 1: Specifies P24 as the input capture input pin and P25 as the output compare output pin

- Timer control register_4 (TCR_4) Number of bits: 8 Address: H'FFFEE0

Bit	Bit Name	Setting	R/W	Function
7	CCLR2	0	R/W	Counter Clear 2 to 0
6	CCLR1	1	R/W	These bits select the TCNT_4 counter clearing condition. 010: TCNT_4 is cleared by TGRB compare match/input capture
5	CCLR0	0	R/W	
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge for counting. 00: Falling edge
2	TPSC2	1	R/W	Timer Prescaler 2 to 0
1	TPSC1	1	R/W	These bits select the TCNT_4 counter clock. 111: TCNT_5 overflow/underflow signal
0	TPSC0	1	R/W	

- Timer mode register_4 (TMDR_4) Number of bits: 8 Address: H'FFFEE1

Bit	Bit Name	Setting	R/W	Function
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	These bits set the timer operating mode. 0010: PWM mode 1
1	MD1	1	R/W	
0	MD0	0	R/W	Note: When channel 4 is set in PWM mode 1, TGRA_4 and TGRB_4 are used in pair to generate PWM output on the TIOCA4 pin.

- Timer I/O control register_4 (TIOR_4)

Number of bits: 8

Address: H'FFFEE2

Bit	Bit Name	Setting	R/W	Function
7	IOB3	0	R/W	I/O Control B3 to B0
6	IOB2	1	R/W	These bits specify the TGRB_4 function.
5	IOB1	0	R/W	0101: TGRB_4 functions as an output compare register.
4	IOB0	1	R/W	In PWM mode 1, the TIOCA4 pin outputs 0 as the initial output and 0 on compare match.
3	IOA3	0	R/W	I/O Control A3 to A0
2	IOA2	0	R/W	These bits specify the TGRA_4 function.
1	IOA1	1	R/W	0010: TGRA_4 functions as an output compare register.
0	IOA0	0	R/W	The TIOCA4 pin outputs 0 as the initial output and outputs 1 on compare match.

- Timer counter_4 (TCNT_4)

Number of bits: 16

Address: H'FFFEE6

 Function: 16-bit readable/writable counter
 Setting: H'0000

- Timer general register A_4 (TGRA_4)

Number of bits: 16

Address: H'FFFEE8

 Function: Used as an output compare register.
 Setting: H'00FF

- Timer general register B_4 (TGRB_4)

Number of bits: 16

Address: H'FFFEEA

 Function: Used as an output compare register.
 Setting: H'03FF

- Timer start register (TSTR)

Number of bits: 8

Address: H'FFFBC

Bit	Bit Name	Setting	R/W	Function
5	CST5	1	R/W	Counter Start 5 to 0
4	CST4	1	R/W	These bits start or stop the operation of the corresponding
3	CST3	0	R/W	TCNT.
2	CST2	0	R/W	0: Stops counting by TCNT_5 to TCNT_0
1	CST1	0	R/W	1: Starts counting by TCNT_5 to TCNT_0
0	CST0	0	R/W	


- Timer control register_5 (TCR_5)

Number of bits: 8

Address: H'FFEA41

Bit	Bit Name	Setting	R/W	Function
7	CCLR2	0	R/W	Counter Clear 2 to 0
6	CCLR1	0	R/W	These bits select the TCNT_5 counter clearing condition.
5	CCLR0	0	R/W	000: Clearing of TCNT_5 is disabled
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge for counting. 00: Falling edge
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT_5 counter clock.
0	TPSC0	0	R/W	000: Internal clock Pφ/1

5. Flowchart



6. Documents for Reference

- Hardware Manuals
 - H8SX/1653 Group Hardware Manual
 - H8SX/1638 Group Hardware Manual

The most up-to-date versions of the documents are available on the Renesas Technology Website.
- Technical News/Technical Update

The most up-to-date version of this document is available on the Renesas Technology Website.

Website and Support

Renesas Technology Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

csc@renesas.com

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Sep.19.08	—	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life
 Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.