# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### H8/3687

# Master-Slave Communication 2 using I<sup>2</sup>C Interface (H8/3687)

#### Introduction

The H8/3687 group are single-chip microcomputers based on the high-speed H8/300H CPU, and integrate all the peripheral functions necessary for system configuration. The H8/300H CPU employs an instruction set which is compatible with the H8/300 CPU.

The H8/3687 group incorporates, as peripheral functions necessary for system configuration, a timer, I<sup>2</sup>C bus interface, serial communication interface, and 10-bit A/D converter. These devices can be utilized as embedded microcomputers in sophisticated control systems.

These H8/300 H Series -H8/3687- Application Notes consist of a "Basic Edition" which describes operation examples when using the onboard peripheral functions of the H8/3687 group in isolation; they should prove useful for software and hardware design by the customer.

The operation of the programs and circuits described in these Application Notes has been verified, but in actual applications, the customer should always confirm correct operation prior to actual use.

### **Target Device**

H8/3687

#### **Contents**

1.	Specifications	2
	'	
2.	Configuration	2
3.	Sample Programs	3
4.	Reference Documents	. 44



### 1. Specifications

Communication between microcomputers employs the H8/3687 I<sup>2</sup>C interface.

### 2. Configuration

Figure 2.1 shows a diagram of connections between microcomputers.




Figure 2.1 Connections between microcomputers.

H8/3687: Operating frequency 16 MHz:

Power supply voltage 5 V



### 3. Sample Programs

#### 3.1 Functions

One H8 microcomputer transmits the specified length of data; when the other H8 microcomputer receives the data, it returns the same data to the microcomputer that transmitted the data.

### 3.2 Embedding the sample programs

- 1. Sample program 12-A Incorporate #define directives.
- 2. Sample program 12-B Incorporate prototype declarations.
- Sample program 12-C Incorporate the source programs.
- 4. Sample program 12-D
  - 4.1 Add the I<sup>2</sup>C reset vector.
  - 4.2 Add the I<sup>2</sup>C initial setting processing.
  - 4.3 Add the I<sup>2</sup>C common subroutine.
  - 4.4 Add the I<sup>2</sup>C interrupt processing.

### 3.3 Modifications to sample programs

Without modifications to the sample program, the system may not run. Modifications must be made according to the customer's program and system environment.

- 1. By using a file with definitions of IO register structures which can be obtained free of charge from the following Renesas web site, <a href="http://www.renesas.com/eng/products/mpumcu/tool/crosstool/iodef/index.html">http://www.renesas.com/eng/products/mpumcu/tool/crosstool/iodef/index.html</a> the sample program can be used without further changes. When creating definitions independently, the customer should modify the IO register structures used in the sample program as appropriate.
- 2. In order to communicate between microcomputers via I<sup>2</sup>C interface, a unique device address is set for each microcomputer. Define a unique value to MICOM\_ID in the sample program 12-A define definition, compile it, and write the program to each microcomputer.
- 3. In the sample program, TimerZ is designed to start every 10 ms and timeout after 5 seconds, in order to monitor the state of the I<sup>2</sup>C interface. The timer processing can be modified according to the needs of the customer, and of course can be used without modification. When using the timer processing in the sample program without modification, the following changes should be made.
  - A. Sample program 12-E
    - 5.1 The TimerZ reset vector should be added.
    - 5.2 com timer should be added as a common variable.
    - 5.3 The TimerZ initial setting processing should be added.


      (The GRA setting should be changed according to the operating frequency of the microcomputer being used, so that the TimerZ interrupt occurs in 10 ms. For setting values, refer to the H8/3687 Hardware Manual; for the location of the setting to be changed, refer to the program notes in the sample program.)
    - 5.4 The TimerZ interrupt processing should be added.
- 4. The I<sup>2</sup>C interface transfer rate ICCR1 (CKS3:0) should be set according to the target device specifications and the microcomputer operating frequency. Refer to the H8/3687 Hardware Manual for setting values, and to the program notes in the sample program for the location to be changed. In this sample program, the transfer rate is set to 200 kbps.



#### 3.4 Method of use

"Data length + data" is transmitted from the transmission-side microcomputer, and the data is returned from the reception-side microcomputer. In this sample program, received data is returned without change, however, returned data can be changed by modifying the I<sup>2</sup>C reception interrupt processing. For the location to be changed, refer to the program notes in the source codes.

The transmission-side microcomputer issues com\_i2c\_master\_send to transmit data and com\_i2c\_master\_recive to receive response data from the reception-side device. These two are always used together as a pair.





1. Transmit the specified length of data.

```
unsigned int com_i2c_master_send
(unsigned char slave_addr , unsigned int data_length , unsigned char *send_data)
```

Argument	Explanation	
slave_addr	Specifies the transmit destination device address. A unique value is set for each	
	microcomputer as the device address.	
data_length	Specifies the transmitted data length.	
*send_data	Specifies the address at which to store data for transmission.	

Return value	Explanation	
0	Normal termination	
1	Abnormal termination (bus busy timeout)	
2	Abnormal termination (transfer preparation completion wait timeout)	
3	Abnormal termination (acknowledge timeout)	
4	Abnormal termination (transfer completion wait timeout)	
5	Abnormal termination (reception completion wait timeout)	
6	Abnormal termination (stop condition detection timeout)	

#### Example of use:

2. Receive data returned from the transmission destination device.

```
unsigned int com_i2c_master_recive
(unsigned char slave_addr, unsigned char *recive_data)
```

Argument	Explanation	
slave_addr	Specifies the transmission destination device address. A unique value is set for each microcomputer as the device address.	
*recive_data	Specifies the address at which to store data for reception. For receive data format, refer to the first part of section 3.4, Method of use.	

Return value	Explanation
0	Normal termination
1	Abnormal termination (bus busy timeout)
2	Abnormal termination (transfer preparation completion wait timeout)
3	Abnormal termination (acknowledge timeout)
4	Abnormal termination (transfer completion wait timeout)
5	Abnormal termination (reception completion wait timeout)
6	Abnormal termination (stop condition detection timeout)

#### Example of use:


```
int ret ;
unsigned char slave_addr ;
unsigned int data_length ;
unsigned char recive_data[256] ;
ret = com_i2c_master_recive (slave_addr , data_length , &recive_data[0] )
```




#### 3.5 Explanation of operation

Below, operation is explained.

1. Variable length data is transmitted from the transmission-side microcomputer, and after the reception-side microcomputer receives the data, it returns the same data to the transmission-side device.







### 3.6 List of registers used

The internal registers of the H8 microcomputer used in the sample program are listed below. For detailed information, refer to the H8/3687 Group Hardware Manual.

### 1. I<sup>2</sup>C-related registers

Name	Summary
I <sup>2</sup> C bus control register 1 (ICCR1)	Starts or stops operation of the I <sup>2</sup> C bus interface 2, controls
	transmission/reception, and selects master/slave mode,
	transmission/reception or master mode transfer clock frequency.
I <sup>2</sup> C bus control register 2 (ICCR2)	Issues start/stop conditions, operates the SDA pin, monitors the SCL pin, and
	controls resets for I <sup>2</sup> C bus interface 2 control unit.
I <sup>2</sup> C bus mode register (ICMR)	Selects the MSB first or LSB first, controls master mode waits, and sets the
	number of transfer bits.
Bus interrupt enable register (ICIER)	Enables each interrupt factor, validates/invalidates acknowledge, sets transmit
	acknowledge, and checks receive acknowledge.
I <sup>2</sup> C bus status register (ICSR)	Checks interrupt request flags and the state.
Slave address register (SAR)	Sets the format and slave address.
I <sup>2</sup> C bus transmit data register (ICDRT)	8-bit read/write register which stores data to be transmitted
I <sup>2</sup> C bus receive data register (ICDRR)	8-bit register which stores receive data

#### 2. TimerZ-related registers


TimerZ has various functions, but in the sample program it uses the GRA register compare-match function to generate an interrupt every 10 ms.


Name	Summary
Timer start register (TSTR)	Starts or stops TCNT operation.
Timer mode register W (TMDR)	Sets buffer operation and selects synchronous operation.
Timer PWM mode register (TPMR)	Sets pins for PWM mode. Not used in this sample program.
Timer function control register (TFCR)	Selects the operating mode and output level. Not used in this sample program.
Timer output master enable register (TOER)	Enables/disables channel-0 and -1 output.
Timer output control register (TOCR)	Selects initial output settings before the first compare match occurrence.
Timer counter (TCNT)	16-bit read/write register which counts up with the input clock.
General registers A, B, C, D (GRA,	GR is a 16-bit read/write register. Each channel has four GR registers,
GRB, GRC, GRD)	therefore, total of eight registers are provided. These registers can be used as
	either output-compare registers or as input-capture registers, according to the
	TIORA and TIORC settings.
Timer control register (TCR)	Selects the TCNT counter clock, edge for an external clock, and counter clear
	conditions.
Timer I/O control register (TIORA)	Selects the functions of the GRA and GRB to be used as output-compare
	registers or as input-capture registers
Timer status register (TSR)	Indicates the TCNT overflow/underflow generation and GRA/GRB/GRC/GRD
	compare match or input capture generation.
Timer interrupt enable register (TIER)	Enables/disables overflow interrupt requests or GR compare-match/input-
	capture interrupt requests.
PWM mode output level control register (POCR)	Controls the active level in PWM mode. Not used in this sample program.



#### 3.7 Flowcharts


1. Transmission-side H8 microcomputer processing









2. Reception-side microcomputer processing (I<sup>2</sup>C interrupt processing)




RENESAS









































#### 3.8 Program Listing

```
/* 1. Sample Program 12-A #define directives ------ */
/* For I2CEEPROM access
#define CMD_WRITE_OPERATION 0
#define DATA_READ_OPERATION 1
#define MULTI BYTE READ
#define SINGLE_BYTE_READ
                    1
#define MULTI_FINAL_BYTE_READ 2
/* I2CEEPROM access error code (anything other than 0)
#define I2C BBSY TOUT 1
#define I2C_TDRE_TOUT 2
#define I2C_ACKBR_TOUT 3
#define I2C_TEND_TOUT 4
#define I2C_RDRF_TOUT
#define I2C_STOP_TOUT
#define I2C_TRS_TOUT
/* Device number
/* Specify unique values for communication among microcomputers.
#define MICOM ID
              0x80
//#define MICOM_ID
      /* ## Specifies unique addresses on microcomputers for bi-directional communication via the I2C interface.
                                                                         ## */
                                                                          ## */
     /* ## Bit 0 cannot be used.
      /* 2. Sample program 12-B Variable definition -------*
  /* I2C communication buffer
  #ifndef
           _DEFINE_COMMON_TABLE
   #endif
                                           /* _DEFINE_COMMON_TABLE
     unsigned char
                com_i2c_packet[256] ;
```





```
/*. Sample program 12-C Prototype declaration -----
/* I2C BUS access processing
void com_delay( int delaytime ) ;
void com int ctl (unsigned char kind) ;
void set_i2c_init();
unsigned int set_start_condition();
unsigned int wait ack();
unsigned int set_slavesel_seq (unsigned char mode ,unsigned char slave_addr ) ;
unsigned int set_data_seq(unsigned char write_data);
unsigned int set_end_proc ();
unsigned int set_master_rcv_mode () ;
void start_read_seq (unsigned char mode) ;
unsigned int get_end_data_seq (unsigned char *read_data);
unsigned int get_data_seq (unsigned char *read_data);
unsigned int com_i2c_master_send (unsigned char slave_addr , unsigned int data_length , unsigned char *send_data ) ;
unsigned int com_i2c_master_recive ( unsigned char slave_addr ,unsigned char *recive_data ) ;
```

```
/* 4. Sample program 12-D Source codes -----
  Set the jump destination to h8 i2c.
  /*
  /*
                                                             * /
      Sets I2C bus
  /* SAR
          Sets the slave address register
          Sets the I2C control register
          Sets I2C mode
  set_i2c_init ();
  Sets I2C interrupts
           = 0 Transmit interrupts enabled
  /*
           = 0 Transmit end interrupts enabled
      TEIE
           = 1 Receive interrupts enabled
     RIE
     NAKIE
           = 0 NACK receive interrupts enabled
  /*
           = 0 Stop condition detection interrupts enabled
  /*
      ACKE
           = 0 Selection for acknowledgement judgments
  /*
                                                             */
      ACKBR
           = 0 Reception acknowledgement
      ACKBT
           = 0 Transmission acknowledgement (ACK = 0)
  IIC2.ICIER.BYTE= 0x20 ;
                                  /* Makes receive interrupts valid
```

```
/* 4.3 Common subroutines -
/*
                     I2C EEPROM control
/* 1. Module name : set_i2c_init
/\star~ 2. Function overview : Sets initial settings prior to I2 access
              Sets the slave address register
        SVA6:0
              = MICOM_ID (unique value)
        FS
              = 0 I2C format
     / \texttt{* \# Specifies unique addresses on microcomputers for bi-directional communication via the I2C interface.}
                                                                            ## */
      /* ## Bit 0 cannot be used.
      IIC2.SAR.BYTE= MICOM ID & 0xFE ;
   Sets the I2C control register
  /*
        ICE
              = 1 I2C use enabled
                                                                              */
        RCVD = 0 Reception disabled
        MST,TRS = 00 Slave receive mode
        CKS3:0 = 0100 Transfer clock kHz (\phi/80, transfer rate: 200 kbps)
  IIC2.ICCR1.BYTE
              = 0x84;
      /\star ## CK The value set for CKS3:0 should be changed based on the necessary transfer rate.
                                                                            ## */
                                                                            ## */
      /\ast ## For details, please refer to the H8/3687 Hardware Manual.
      /**********************
  /*
     ICMR Sets I2C mode
   /*
      MLS = 0 MSB first
                                                                              * /
   /*
        WAIT
              = 0 No wait inserted
              = 0 BC2:0 setting enabled
        BC[2:0] = 000 I2C bus format: 9 bits
  IIC2.ICMR.BYTE= 0x00 ;
   /* Sets value for ACK returned after data reception to "0" (ACK)
  IIC2.ICIER.BIT.ACKBT = 0 ;
```

```
/* 1. Module name : set_start_condition
/st 2. Function overview : Sets the I2C start condition.
unsigned int set_start_condition()
  int ret , Timer wk;
  ret = NORMAL_END ;
  /* Confirms that ICCR2 (BBSY)=0.
  com_timer.wait_100ms_scan = 50 ;
  while (IIC2.ICCR2.BIT.BBSY == 1) {
                                      /* Waits for the I2C bus to be released
     Timer_wk = com_timer.wait_100ms_scan ;
     if (Timer_wk == 0) {
                                     /* Timeouts after 5 seconds.
       ret = I2C_BBSY_TOUT;
                                      /* Ended abnormally (timeout)
       goto exit ;
     }
     #ifdef UT
      IIC2.ICCR2.BIT.BBSY= 0;
     #endif
  /* Sets the master transmit mode
  IIC2.ICCR1.BYTE = 0xB4 ;
                                      /\star Sets the master transmit mode
  /* Sets the start condition
     /* ## The settings for bits 7 and 6, which set the start condition, have to be set simultaneously, ## */
     /* ## Theso they must be written in byte units
                                                                   ## */
     /* ## Please be aware that if these are set one bit at a time, the start condition may not be set properly.
                                                                  ## */
     exit :
  return (ret);
}
```



```
/* 1. Module name : set_slavesel_seq
  2. Function overview : Executes I2C slave selection processing.
unsigned int set_slavesel_seq (unsigned char mode ,unsigned char slave_addr )
   int ret , Timer_wk;
   unsigned char write data ;
   ret = NORMAL END ;
   /* Confirms that ICSR (TDRE)=1.
   com_timer.wait_100ms_scan = 50 ;
   while (IIC2.ICSR.BIT.TDRE == 0){
                                                  /\star Waits until the preparation for
                                                  /* transfer has been completed.
       Timer_wk = com_timer.wait_100ms_scan ;
       if (Timer_wk == 0) {
                                                  /* Timeouts after 5 seconds.
          ret = I2C_TDRE_TOUT;
                                                  /* Ended abnormally (timeout)
          goto exit ;
       #ifdef UT
         IIC2.ICSR.BIT.TDRE = 1 ;
       #endif
   /* Sets the slave address
   if (mode == DATA_READ_OPERATION) {
      slave_addr = slave_addr | 0x01;
   IIC2.ICDRT = slave addr ;
exit :
   return (ret);
/* 1. Module name : wait_ack
/* 2. Function overview : Waits for the I2C ACK.
unsigned int wait_ack ()
   int ret , Timer_wk;
   ret = NORMAL END ;
   /* Confirms that ICSR (TDRE)=1.
   com_timer.wait_100ms_scan = 50 ;
   while (IIC2.ICSR.BIT.TDRE == 0) {
                                                  /* Waits until the preparation for
                                                   /st transfer has been completed.
      Timer_wk = com_timer.wait_100ms_scan ;
       if (Timer_wk == 0){
                                                   /* Timeouts after 5 seconds.
         ret = I2C_TDRE_TOUT;
                                                   /* Ended abnormally (timeout)
          goto exit ;
       #ifdef UT
         IIC2.ICSR.BIT.TDRE = 1 ;
       #endif
   }
```

```
/* Confirms that ICSR (TEND)=1.
   com_timer.wait_100ms_scan = 50 ;
   while (IIC2.ICSR.BIT.TEND == 0) {
                                            \slash * Waits until the transfer has been completed.
     Timer_wk = com_timer.wait_100ms_scan ;
      if (Timer wk == 0) {
                                            /* Timeouts after 5 seconds.
        ret = I2C_TEND_TOUT;
                                             /* Ended abnormally (timeout)
         goto exit ;
      #ifdef UT
        IIC2.ICSR.BIT.TEND = 1 ;
      #endif
   /* Confirms that ICIER (ACKBR)=1.
   com_timer.wait_100ms_scan = 50 ;
   while (IIC2.ICIER.BIT.ACKBR == 1) {
                                            /st Waits for ACK to be returned.
      Timer_wk = com_timer.wait_100ms_scan ;
      if (Timer_wk == 0) {
                                            /* Timeouts after 5 seconds.
        ret = I2C_ACKBR_TOUT;
                                             /* Ended abnormally (timeout)
         goto exit ;
      #ifdef UT
        IIC2.ICIER.BIT.ACKBR = 0 ;
  return (ret);
/* 1. Module name : set_data_seq
  2. Function overview : Executes I2C data setting processing
unsigned int set_data_seq (unsigned char write_data)
   int ret , Timer_wk;
   ret = NORMAL_END ;
```

```
/* Confirms that ICSR (TDRE)=1.
   com_timer.wait_100ms_scan = 50 ;
                                           /* Waits until the preparation for
   while (IIC2.ICSR.BIT.TDRE == 0) {
                                           /* transfer has been completed.
                                                                             */
     Timer wk = com timer.wait 100ms scan ;
     if (Timer_wk == 0) {
                                           /* Timeouts after 5 seconds.
        ret = I2C_TDRE_TOUT;
                                           /* Ended abnormally (timeout)
        goto exit ;
      #ifdef UT
       IIC2.ICSR.BIT.TDRE = 1 ;
      #endif
   /* Sets data
   IIC2.ICDRT = write_data ;
                                          /* dummy write
  return (ret);
/* 1. Module name : set_master_rcv_mode
  2. Function overview : Switches to the master receive mode
unsigned int set_master_rcv_mode ()
{
  int ret , Timer_wk;
  unsigned char dummy_data ;
  ret = NORMAL END ;
   /* Confirms that ICSR (TDRE)=1.
   com timer.wait 100ms scan = 50;
   while (IIC2.ICSR.BIT.TDRE == 0) {
                                           /* Waits until the preparation for
                                           /* transfer has been completed.
     Timer_wk = com_timer.wait_100ms_scan ;
                                           /\star Timeouts after 5 seconds.
     if (Timer_wk == 0) {
        ret = I2C_TDRE_TOUT;
                                           /* Ended abnormally (timeout)
        goto exit ;
      #ifdef UT
       IIC2.ICSR.BIT.TDRE = 1 ;
      #endif
   }
```

```
/* Confirms that ICSR (TEND)=1.
  com_timer.wait_100ms_scan = 50 ;
                                       \ensuremath{/^{\star}} Waits until the transfer has been completed.
  while (IIC2.ICSR.BIT.TEND == 0) {
     Timer_wk = com_timer.wait_100ms_scan ;
     if (Timer wk == 0) {
                                       /* Timeouts after 5 seconds.
       ret = I2C_TEND_TOUT;
                                        /* Ended abnormally (timeout)
        goto exit ;
     }
     #ifdef UT
       IIC2.ICSR.BIT.TEND = 1 ;
     #endif
  IIC2.ICSR.BIT.TEND = 0 ;
  /st Switches to the master receive mode
  IIC2.ICCR1.BYTE = 0xA4 ;
  /* Resets ICSR (TDRE)
  IIC2.ICSR.BIT.TDRE = 0 ;
exit :
  return (ret);
/* 1. Module name : start_read_seq
/\star~ 2. Function overview : Carries out a dummy read at the start of read processing
void start read seq (unsigned char mode)
  int ret , Timer_wk;
  unsigned char dummy data;
  ret = NORMAL END ;
  if (mode == MULTI_BYTE_READ) {
     /* Sets value for ACK returned after data reception to "0" (ACK)
     /* Initiates reception when a dummy read is carried out
     dummy_data = IIC2.ICDRR ;
```



```
/* ## Reception begins when a dummy read is carried out, and data is sent
                                                                  ## */
     /* ## from the device synchronized to the SCL.
     /\star ## A low level signal is sent to the device synchronized to the ninth SCL,
                                                                  ## */
                                                                  ## */
     /\ast ## in response to the ICSR (ACKB) set to 0 previously.
     if (mode == SINGLE_BYTE_READ) {
  /* Sets value for ACK returned after data reception to "1" (NOACK)
  /* Disables continuous reception after data reception
  IIC2.ICCR1.BIT.RCVD = 1 ;
  /* Initiates reception when a dummy read is carried out
  dummy_data = IIC2.ICDRR ;
     /* ## Reception begins when a dummy read is carried out, and data is sent
                                                                  ## */
                                                                  ## */
     /* ## from the device synchronized to the SCL.
     /\star ## A high level signal is sent to the device synchronized to the ninth SCL,
                                                                  ## */
     /* ## in response to IIC2.ICIER.BIT.ACKBT set to 1 previously
                                                                  ## */
                                                                  ## */
     /* ## The SCL clock for the next reception is not sent, in response to IIC2.ICIER.BIT.ACKBT set to 1 previously.
     }
if (mode ==MULTI_FINAL_BYTE_READ) {
  /* Sets value for ACK returned after data reception to "1" (NOACK)
  TIC2.TCTER.BIT.ACKBT = 1 :
  /* Disables continuous reception after data reception
  IIC2.ICCR1.BIT.RCVD = 1 ;
```



```
/* 1. Module name : get_data_seq
 2. Function overview : Reads data from the I2C target device
unsigned int get_data_seq (unsigned char *read_data)
  int ret , Timer wk;
  unsigned char dummy_data;
  ret = NORMAL END ;
  com_timer.wait_100ms_scan = 50 ;
  while (IIC2.ICSR.BIT.RDRF == 0) {
                                     /* Waits until the reception has been completed.
     Timer_wk = com_timer.wait_100ms_scan ;
     if (Timer_wk == 0) {
                                      /* Timeouts after 5 seconds.
       ret = I2C_RDRF_TOUT;
                                      /* Ended abnormally (timeout)
       goto exit ;
     #ifdef UT
      IIC2.ICSR.BIT.RDRF = 1 ;
     #endif
  /* Reads received data.
  *read_data = IIC2.ICDRR ;
                                      /* data read
exit :
  return (ret);
/* 1. Module name : get_end_data_seq
/* 2. Function overview : Reads data from the I2C target device
unsigned int get_end_data_seq (unsigned char *read_data)
  int ret , Timer wk;
  unsigned char dummy_data;
  ret = NORMAL END ;
  /* Confirms that ICSR (RDRF)=1.
  com_timer.wait_100ms_scan = 50 ;
  while (IIC2.ICSR.BIT.RDRF == 0) {
                                      /\star Waits until the reception has been completed.
     Timer_wk = com_timer.wait_100ms_scan ;
     if (Timer wk == 0) {
                                      /* Timeouts after 5 seconds.
       ret = I2C_RDRF_TOUT;
                                      /* Ended abnormally (timeout)
       goto exit ;
     #ifdef UT
       IIC2.ICSR.BIT.RDRF = 1 ;
     #endif
```

```
/* Sets the stop condition
  IIC2.ICCR2.BYTE = 0x00;
  /* Confirms that ICSR (STOP)=1.
  com_timer.wait_100ms_scan = 50 ;
  while (IIC2.ICSR.BIT.STOP == 0){
                                     /st Waits until the stop condition is detected.
     Timer_wk = com_timer.wait_100ms_scan ;
     if (Timer_wk == 0) {
                                      /* Timeouts after 5 seconds.
       ret = I2C_STOP_TOUT;
                                      /* Ended abnormally (timeout)
        goto exit ;
     #ifdef UT
      IIC2.ICSR.BIT.RDRF = 1 ;
     #endif
  }
  *read data = IIC2.ICDRR ;
                                      /* data read
  /\star Cancels the disable setting of continuous reception after data reception
  IIC2.ICCR1.BIT.RCVD = 0 ;
                                      /* Cancels the reception stop setting
exit :
  return (ret);
```

```
/* 1. Module name : set_end_proc
/* 2. Function overview : Executes an I2C exit sequence
unsigned int set_end_proc ()
   int ret , Timer wk;
   ret = NORMAL_END ;
   /* Confirms that ICSR (TDRE)=1.
   com_timer.wait_100ms_scan = 50 ;
   while (IIC2.ICSR.BIT.TDRE == 0){
                                              /* Waits until the preparation
                                              /* for transfer has een completed.
      Timer_wk = com_timer.wait_100ms_scan ;
      if (Timer_wk == 0) {
                                               /* Timeouts after 5 seconds.
        ret = I2C_TDRE_TOUT;
                                              /* Ended abnormally (timeout)
         goto exit ;
      #ifdef UT
        IIC2.ICSR.BIT.TDRE = 1 ;
      #endif
   /* Confirms that ICSR (TEND)=1.
   com_timer.wait_100ms_scan = 50 ;
   while (IIC2.ICSR.BIT.TEND == 0){
                                              /st Waits until the transfer has been completed.
      Timer_wk = com_timer.wait_100ms_scan ;
      if (Timer wk == 0) {
                                              /* Timeouts after 5 seconds.
        ret = I2C_TEND_TOUT;
                                               /* Ended abnormally (timeout)
         goto exit ;
      #ifdef UT
        IIC2.ICSR.BIT.TEND = 1 ;
      #endif
   /\star Sets the stop condition
   IIC2.ICCR2.BYTE = 0 \times 00;
   /* Sets the stop condition
   /* Resets ICSR (TEND).
   IIC2.ICSR.BIT.TEND = 0 ;
```

```
/* Confirms that ICSR (STOP)=1.
  com_timer.wait_100ms_scan = 50 ;
                                      /st Waits until the stop condition is detected.
  while (IIC2.ICSR.BIT.STOP == 0) {
     Timer_wk = com_timer.wait_100ms_scan ;
     if (Timer wk == 0) {
                                      /* Timeouts after 5 seconds.
       ret = I2C_STOP_TOUT;
                                      /* Ended abnormally (timeout)
       goto exit ;
     }
     #ifdef UT
       IIC2.ICSR.BIT.RDRF = 1 ;
     #endif
exit :
  return (ret);
/* 1. Module name : wait_write_end
/* 2. Function overview : Checks the end of I2C write
unsigned int wait_write_end (unsigned char slave_addr )
  int ret , Timer_wk;
  ret = NORMAL END ;
  com_timer.wait_100ms = 50 ;
     /* Sets the start condition
     ret = set_start_condition() ;
                                     /* Sets the start condition
     if (ret !=0) { goto exit ;}
     /* Sets the device address word (write)
     ret = set_slavesel_seq ( CMD_WRITE_OPERATION , slave_addr ) ;
     if (ret !=0) { goto exit ;}
     /* Confirms that ICSR (TDRE)=1.
     com_timer.wait_100ms_scan = 50 ;
                                      /* Waits until the preparation
     while (IIC2.ICSR.BIT.TDRE == 0) {
                                      /\star for transfer has been completed.
        Timer_wk = com_timer.wait_100ms_scan ;
        if (Timer wk == 0) {
                                      /* Timeouts after 5 seconds.
          ret = I2C_TDRE_TOUT;
                                      /* Ended abnormally (timeout)
          goto exit ;
        #ifdef UT
         IIC2.ICSR.BIT.TDRE = 1 ;
        #endif
```

```
/* Confirms that ICSR (TEND)=1.
     com_timer.wait_100ms_scan = 50 ;
     while (IIC2.ICSR.BIT.TEND == 0) {
                                       /\star Waits until the transfer has been completed.
        Timer_wk = com_timer.wait_100ms_scan ;
        if (Timer wk == 0) {
                                       /* Timeouts after 5 seconds.
          ret = I2C_TEND_TOUT;
                                        /* Ended abnormally (timeout)
           goto exit ;
        #ifdef UT
          IIC2.ICSR.BIT.TEND = 1 ;
        #endif
     /\star I Checks ICIER (ACKBR): ACK = 0 The write has completed. ACK = 1 The write is being performed.
     if (com_timer.wait_100ms == 0){
                                        /* If this remains 1 for 5 seconds,
                                        ret = I2C_ACKBR_TOUT;
                                        /* Ended abnormally (timeout)
        goto exit ;
     #ifdef UT
        IIC2.ICIER.BIT.ACKBR = 1 ;
     #endif
     ret = set end proc ( ) ;
        if (ret !=0) { goto exit ;}
  } while (IIC2.ICIER.BIT.ACKBR == 1) ;
                                       /* Enters a loop while ACK = 1
exit :
  return (ret);
```

```
/* 1. Module name : com_i2c_master_send
 2. Function overview : Transfers the specified length of data from the master to a slave device
unsigned \ int \ com\_i2c\_master\_send \ (unsigned \ char \ slave\_addr \ , \ unsigned \ int \ data\_length \ , \ unsigned \ char \ *send\_data \ )
  int ret , i ;
  union {
     unsigned int
                 d_int ;
     unsigned char d_byte[2];
  } buf;
  ret = NORMAL_END ;
  set_i2c_init ();
  /* Sets the start condition
  ret = set_start_condition() ;
                                       /* Sets the start condition
     if (ret !=0) { goto exit ;}
  /* Sets the device address word (write)
  ret = set slavesel seq ( CMD WRITE OPERATION , slave addr ) ;
     if (ret !=0) { goto exit ;}
  /* Waits for an acknowledgement
  ret = wait_ack() ;
  if (ret !=0) { goto exit ;}
  /* Transmits the data length
  buf.d_int = data_length ;
  ret = set_data_seq ( buf.d_byte[0] ) ;
  if (ret !=0) { goto exit ;}
  ret = set_data_seq ( buf.d_byte[1] ) ;
  if (ret !=0) { goto exit ;}
  /* Writes data continuously
  for (i=0; i< data_length ; i++){
     buf.d_byte[0] = *send_data ;
     ret = set_data_seq ( buf.d_byte[0] ) ;
     if (ret !=0) { goto exit ;}
     *send_data ++ ;
```

```
/\star Issues the stop condition
  ret = set_end_proc ( ) ;
  if (ret !=0) { goto exit ;}
  return (ret);
  /* Resets the I2C and issues the stop condition if an error occurs
  IIC2.ICCR2.BYTE = 0 \times 02;
                                       /* Resets the I2C control
  IIC2.ICCR2.BYTE = 0 \times 00;
                                       /\star Sets the stop condition
  set_i2c_init ();
  return (ret);
/* 1. Module name : com_i2c_master_recive
^{\prime \star} 2. Function overview : Receives the specified length of data from the slave device
unsigned\ int\ com\_i2c\_master\_recive\ (\ unsigned\ char\ slave\_addr\ ,unsigned\ char\ *recive\_data\ )
  int ret , i , length ;
     unsigned int d_int;
     unsigned char d_byte[2];
  } buf;
  ret = NORMAL END ;
                                      /* Sets the start condition
  ret = set start condition() ;
  if (ret !=0) { goto exit ;}
  /* Sets the device address word (read)
  ret = set_slavesel_seq ( DATA_READ_OPERATION , slave_addr ) ;
  if (ret !=0) { goto exit ;}
  /\star\,\, Switches to the master receive mode
  ret = set_master_rcv_mode () ;
  if (ret !=0) { goto exit ;}
  /* Carries out a dummy read at the start of data reading
  start_read_seq ( MULTI_BYTE_READ ) ;
```

```
/* Recognizes the first two bytes of read data.
  ret = get_data_seq ( &buf.d_byte[0] ) ;
  if (ret !=0) { goto exit ;}
  ret = get_data_seq ( &buf.d_byte[1] ) ;
  if (ret !=0) { goto exit ;}
  *recive_data = buf.d_byte[0] ;
  *recive_data ++ ;
  *recive_data = buf.d_byte[1] ;
  *recive data ++ ;
  length = buf.d_int ;
  ^{\prime *} ## Check the data length not to exceed the data buffer specified by recive_data.
  /* Reads data continuously
  for (i=0; i < (length-1); i++){}
    ret = get_data_seq ( &buf.d_byte[0] ) ;
    if (ret !=0) { goto exit ;}
    *recive_data = buf.d_byte[0] ;
    *recive_data ++ ;
  }
  /\star \; Specifies settings before reading the last data
  start read seg ( MULTI FINAL BYTE READ ) ;
  /\star Issues the stop condition after the last data (1 byte) has been read
  ret = get_end_data_seq ( &buf.d_byte[0] ) ;
  if (ret !=0) { goto exit ;}
  *recive_data = buf.d_byte[0] ;
  /* Initializes the I2C bus
  set_i2c_init () ;
  return (ret);
exit :
                               /* Error processing
```

```
/\star \,\, Resets the I2C and issues the stop condition if an error occurs
  /* Resets I2C control
  IIC2.ICCR2.BYTE = 0 \times 00;
                                /* Sets the stop condition
  set i2c init ();
  return (ret);
/* 1. Module name : com_int_ctl
/* 2. Function overview : Clears set_imask_ccr to 0, to make only the TimerZ interrupt valid.
void com int ctl (unsigned char kind)
  if (kind == 0) {
    /* Disables SCI3 receive interrupts
    /* Disables I2C receive interrupts
    IIC2.ICIER.BIT.RIE = 0 ;
                                /* Disables I2C receive interrupts
    /* Makes TimerZ interrupt valid
    /* timerZ IMFA enable
    /* Cancels interrupt disable
    /* Enables interrupts
  else{
                                /* Disables interrupts
    set imask ccr(1);
    /* Enables IREQ0-3 and SCI3 receive interrupts
    SCI3.SCR3.BYTE = 0x50;
                                /* Enables REV int only
```

```
/* Enables I2C receive interrupts
     IIC2.ICIER.BIT.RIE = 1 ;
                                        /* Enables I2C receive interrupts
     /* Disables TimerZ interrupts
     TZ0.TIER.BIT.IMIEA = 0;
                                        /* timerz IMFA enable
  }
/* 1. Module name : h8_i2c
/\star 2. Function overview : Interrupts from the I2C bus
#pragma interrupt( h8_i2c )
void h8_i2c ( void )
  int i , j , timer_wk;
  unsigned int ret ;
  unsigned char
             slave_addr , dummy_data ;
  union {
            d_int ;
   unsigned int
   unsigned char
            d_byte[2];
  } length;
  ret = NORMAL_END ;
  memset( com_i2c_packet,0,256 );
  /* Clears set imask ccr to 0 to close the IREQ0-3 and SCI rcvint masks.
  /* Makes TimerZ interrupts valid
  com_int_ctl(0) ;
                                        /* Clears ccr to 0 to make only timerZ interrupts valid */
  if (IIC2.ICSR.BIT.RDRF == 1) {
                                        /* Reception
     if (IIC2.ICSR.BIT.AAS == 1) {
                                        /* Slave address matching
        /* Receives slave_addr and r/w
        slave addr = IIC2.ICDRR;
```

```
Receives the packet in the following format.
     Packet length: 2 bytes
                                                                      */
     data : Max 256 byte
     A packet of the longer packet length can be received by increasing the packet size
     by common variable com_i2c_packet.
if ((slave_addr & 0x01) == 0){
   /* Receives the data length (2 bytes)
  /\star Confirms that ICSR (RDRF) = 1
      com_timer.wait_100ms_scan = 50 ;
      while (IIC2.ICSR.BIT.RDRF == 0) {
                                  /* Waits until the reception has been completed
         timer_wk = com_timer.wait_100ms_scan ;
                                   /* If this remains 1 for 5 seconds,
         if (timer_wk == 0) {
                                   /* it can be escaped by an error being generated.
            ret = I2C_RDRF_TOUT;
                                  /* Ended abnormally (timeout)
            goto exit ;
         #ifdef UT
            IIC2.ICSR.BIT.RDRF = 1 ;
      /* Reads received data
      /* data read
      length.d byte[i] = IIC2.ICDRR;
   /* Receives the specified length of data
   for (i=0; i< length.d int; i++){
      /* Confirms that ICSR (RDRF) = 1
      com_timer.wait_100ms_scan = 50 ;
      while (IIC2.ICSR.BIT.RDRF == 0) {
                                   /* Waits until the reception has been completed
         timer_wk = com_timer.wait_100ms_scan ;
         if (timer_wk == 0) {
                                   /* If this remains 1 for 5 seconds,
                                   /\star\, it can be escaped by an error being generated.
                                                                      */
                                   /* Ended abnormally (timeout)
            ret = I2C_RDRF_TOUT;
            goto exit ;
         #ifdef UT
          IIC2.ICSR.BIT.RDRF = 1 ;
        Reads received data
      com_i2c_packet[i] = IIC2.ICDRR ;
                                   /* data read
```

```
/* Performs the processing for the received command.
/* ## Performs the processing for the received data. After data processing,
  ^{\prime} ## the data processing result is returned in the following data transmit processing.
                                                       ## */
  com cnsl msg("\n") ;
com cnsl msg("length =%02X\n",length.d int);
com cnsl msg("data = ");
for (i=0; i < 16; i++){
  ,com_i2c_packet[i*16+ 0],com_i2c_packet[i*16+ 1],com_i2c_packet[i*16+ 2],com_i2c_packet[i*16+ 3]
     ,com_i2c_packet[i*16+ 4],com_i2c_packet[i*16+ 5],com_i2c_packet[i*16+ 6],com_i2c_packet[i*16+ 7]
     ,com_i2c_packet[i*16+ 8],com_i2c_packet[i*16+ 9],com_i2c_packet[i*16+10],com_i2c_packet[i*16+11]
     /* Confirms that ICCR1 (TRS) = 1
com_timer.wait_100ms_scan = 50 ;
while (IIC2.ICCR1.BIT.TRS == 0) {
                           /* Waits until the system enters
                           /* the slavec transmit mode
  timer_wk = com_timer.wait_100ms_scan ;
  if (timer_wk == 0){
                           /* If this remains 1 for 5 seconds,
                           /st it can be escaped by an error being generated.
     ret = I2C_TRS_TOUT;
                           /* Ended abnormally (timeout)
     goto exit ;
  #ifdef UT
    IIC2.ICCR1.BIT.TRS = 1 ;
  #endif
  /* ## In the data of the 5th byte, because the 8th-bit data (R/W) is "1", the system automatically ## \star/
  /* ## switches to the slave transmit mode, so there is no need to set IIC.ICCR.BIT.TRS to 1.
```

```
/\star Returns the received data directly as a response for the data reception.
    Packet length: 2 bytes
                                                              * /
     Data: 256 bytes max.
                                                             */
    A packet of the longer packet length can be received by increasing the packet size
    by common variable com i2c packet.
/* Transmit the data length (2 bytes)
  /* Confirms that ICSR (TDRE) = 1.
  com_timer.wait_100ms_scan = 50 ;
  while (IIC2.ICSR.BIT.TDRE == 0) {
                             /* Waits until the preparation
                             /* for transfer has been completed.
     timer_wk = com_timer.wait_100ms_scan ;
     if (timer_wk == 0) {
                             /* If this remains 1 for 5 seconds,
                             /* it can be escaped by an error being generated.
                             /* Ended abnormally (timeout)
        ret = I2C_TDRE_TOUT;
        goto exit ;
     #ifdef UT
       IIC2.ICSR.BIT.TDRE = 1 ;
     #endif
  IIC2.ICDRT = length.d_byte[i] ;
/* Transmits the specified length of data
for (i=0; i< length.d_int ; i++){
  /* Confirms that ICSR (TDRE) = 1.
  com_timer.wait_100ms_scan = 50 ;
  while (IIC2.ICSR.BIT.TDRE == 0) {
                             /* Waits until the
                             /* for transfer has been completed.
     timer_wk = com_timer.wait_100ms_scan ;
                             /* If this remains 1 for 5 seconds,
     if (timer_wk == 0) {
                             */
        ret = I2C_TDRE_TOUT;
                             /* Ended abnormally (timeout)
        goto exit ;
     #ifdef UT
      IIC2.ICSR.BIT.TDRE = 1 ;
```

```
/* Sets data
             IIC2.ICDRT = com_i2c_packet[i] ;
                /* \#\# In this sample program example, the received data is directly returned, however, \#\# */
                /* ## if necessary, the transmit data should be appropriately changed for your program.
                }
         /* I Confirms that ICSR (TDRE) = 1.
         com_timer.wait_100ms_scan = 50 ;
         while (IIC2.ICSR.BIT.TDRE == 0) {
                                          /* Waits until the preparation
                                           /* for transfer has been completed.
            timer_wk = com_timer.wait_100ms_scan ;
                                           /\star If this remains 1 for 5 seconds,
                                                                                */
            if (timer_wk == 0) {
                                           /st it can be escaped by an error being generated.
                ret = I2C TDRE TOUT;
                                           /* Ended abnormally (timeout)
                goto exit ;
             #ifdef UT
               IIC2.ICSR.BIT.TDRE = 1 ;
         /* Confirms that ICSR (TEND) = 1.
          com_timer.wait_100ms_scan = 50 ;
         while (IIC2.ICSR.BIT.TEND == 0) {
                                          /* Waits until the transfer has been completed.
            timer_wk = com_timer.wait_100ms_scan ;
            if (timer_wk == 0) {
                                          /* If this remains 1 for 5 seconds,
                                           /st it can be escaped by an error being generated.
               ret = I2C_TEND_TOUT;
                                           /* Ended abnormally (timeout)
                goto exit ;
             #ifdef UT
              IIC2.ICSR.BIT.TEND = 1 ;
            #endif
}
IIC2.ICSR.BIT.TEND = 0 ;
/* Resets ICCR1 (TRS) (slave receive mode)
IIC2.ICCR1.BYTE = 0x84 ;
```





```
/* 5. Sample Program 2-E TimerZ Processing -----
 Set the jump destination to h8 timerz.
/* 5.2 Common variable definitions for TimerZ ------ */
   struct {
     int counter;
                                             /* 100 ms counter
     int wait_10ms;
                                             /* Sets a wait time of 10 ms
                                                                                */
                                                                                * /
     int wait_100ms;
                                             /* Sets the wait time in 100 ms units (common)
                                                                                */
     int wait_100ms_scan;
                                             /* Sets the wait time in 100 ms units (for I2C)
   }com timer;
   /*
   /*
                                                                                */
        Sets TimerZ
   /* ts TimerZ initial settings
   TZ.TSTR.BYTE = 0x00;
   TZ.TMDR.BYTE = 0 \times 00;
   TZ.TPMR.BYTE = 0 \times 00;
   TZ.TFCR.BYTE = 0 \times 00:
   TZ.TOER.BYTE = 0xFF;
   TZ.TOCR.BYTE = 0 \times 00;
   TZO.TCR.BYTE = 0x23 :
                                             /* CCLR[2:0] = 001 GRA Clears the counter
                                             /st when a GRA compare match occurs.
                                             /* CKEG[1:0] = 00 Counts up at the rising edges
                                             /* TPSC[2:0] = 011 Counts using internal clock \varphi/8
   TZO.TIORA.BYTE = 0x00 :
                                             /* IOA[2:0] = 000
                                             /* GRA functions as the output compare register
   TZO.TIER.BYTE = 0x01;
                                             /* IMIEA = 1 Enables IMFA
   TZ0.GRA
                                             /* 1 Issues an interrupt every 10 msec
      ^{\prime *} ## The set values differ depending on the operating frequency of the microcomputer.
                                                                              ## */
      /* ## Please refer to the H8/3687 Hardware Manual.
                                                                              ## */
      TZ0.TCNT
           = 0;
                                             /* Clears the timer counter
```





```
/* Starts TimerZ
   TZ.TSTR.BYTE = 0 \times 01;
                                                                      */
                                        /* STR0 = 1 Start counting by TCNT_0
                                                                       * /
/* 1. Module name : h8 TimerZ
  2. Function overview: Interval timer processing every 10 msec
#pragma interrupt( h8_timerz )
void h8 timerz( void )
  /* Clears the source
  com_global.dummy = TZO.TSR.BYTE;
                                       /* dummy read
  TZ0.TSR.BIT.IMFA = 0;
                                       /* IMFA clear
   if( com_timer.wait_10ms>0 )
     com timer.wait 10ms --;
  com_timer.counter++;
  if( com_timer.counter >= 10 ){
     /\star -1 in units of 100 msec
     if( com timer.wait 100ms>0 )
        com_timer.wait_100ms --;
     if( com_timer.wait_100ms_scan>0 )
        com_timer.wait_100ms_scan --;
     com timer.counter = 0;
```



#### 4. Reference Documents

- H8/3687 Group Hardware Manual (published by Renesas Technology Corp.)
- I<sup>2</sup>C Bus Usage (published by Phillips)



#### **Revision Record**

	Date	Description		
Rev.		Page	Summary	
1.00	Sep.29.03	_	First edition issued	



#### Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.