RENESAS

APPLICATION NOTE

M16C/5LD, M16C/56D, M16C/5L, M16C/56, M16C/6C Group

How to Use Timer S Associated Interrupts

REJ05B1418-0100 Rev.1.00 Jun 30, 2010

1. Abstract

This application note introduces how to use timer S associated interrupts in the M16C/5LD, M16C/56D, M16C/5L, M16C/56, and M16C/6C Groups.

2. Introduction

The application example described in this document applies to the following microcomputers (MCUs):

 MCUs: M16C/5LD Group M16C/56D Group M16C/5L Group M16C/56 Group M16C/6C Group

The application note can be used with other M16C Family MCUs which have the same special function registers (SFRs) as the above groups. Check the user's manual for any modifications to functions. Careful evaluation is recommended before using the program described in this application note.



3. Outline

Timer S has an input capture/output compare function (IC/OC). The interrupts have multiple request sources. Figure 3.1 shows the block diagram of the IC/OC interrupts, and Table 3.1 lists the Interrupt Assignments.

When a base timer reset request by the RST4 bit or a base timer overflow request is generated, the IR bit in the interrupt control register corresponding to the IC/OC base timer interrupt (bit 3 in the BTIC register) becomes 1 (interrupt requested).

When an interrupt is generated for channel j, the G1IRj bit in the G1IR register becomes 1 (interrupt requested)

(j = 0 to 7). When the G1IE0j bit in the G1IE0 register is 1 (IC/OC interrupt 0 request enabled), the IR bit corresponding to IC/OC interrupt 0 (bit 3 in the ICOC0IC register) becomes 1 (interrupt requested). When the G1IE1j bit in the G1IE1 register is 1 (IC/OC interrupt 1 request enabled), the IR bit corresponding to IC/OC interrupt 1 (bit 3 in the ICOC0IC register) becomes 1 (interrupt requested).

The G1IRj bit in the G1IR register does not automatically become 0 when an interrupt is received. Write 0 by a program to set it to 0. If any of the bits in the G1IR register is left as 1, the subsequent IC/OC interrupt 0 request source or IC/OC interrupt 1 request source generated will be ignored.

When an IC/OC channel k interrupt request is generated, the IR bit corresponding to the IC/OC channel k interrupt (bit 3 in registers ICOCH0IC to ICOCH3IC) becomes 1 (interrupt requested) (k = 0 to 3).




Figure 3.1 IC/OC Interrupts and DMA Request Generation

Table 3.1 Interrupt Assignments

Interrupt	Interrupt Control Register
IC/OC base timer interrupt	BTIC (007Fh)
IC/OC interrupt 0	ICOC0IC (0079h)
IC/OC interrupt 1	ICOC1IC (007Bh)
IC/OC channel 0 interrupt	ICOCH0IC (007Ah)
IC/OC channel 1 interrupt	ICOCH1IC (007Ch)
IC/OC channel 2 interrupt	ICOCH2IC (007Dh)
IC/OC channel 3 interrupt	ICOCH3IC (007Eh)



4. Notes on Timer S

4.1 Changing the G1IR Register

The G1IRi bit in the G1IR register does not automatically become 0 (interrupt not requested) even when the requested interrupt is acknowledged (i = 0 to 7). Set the G1IRi bit to 0 by a program after an interrupt request is acknowledged.

The IC/OC interrupt 0/1 is generated when the G1IRi bit changes from 0 to 1 (interrupt requested).


When the G1IE0i bit in the G1IE0 register or G1IE1i bit in the G1IE1 register is 0 (IC/OC interrupt 0/1 request disabled), IC/OC interrupt 0/1 is not generated even if the G1IRi bit changes from 0 to 1.

Set the G1IRi bit in the G1IR register to 0 to acknowledge IC/OC interrupt 0/1 again.

When any bit in the G1IR register is left as 1 (the G1IR register is a value other than 00h) and the corresponding bit in the G1IE0 or G1IE1 register is 1, the subsequent IC/OC interrupt 0/1 is not generated.

To set the G1IR register to 00h by individually setting each bit to 0, use the AND or BCLR instruction.

Figure 4.1 shows the IC/OC Interrupt 0/1 Operation.







4.2 Changing Registers ICOCiIC and ICOCHJIC (i = 0, 1; j = 0 to 7)

When changing registers ICOCiIC and ICOCHJIC, if an interrupt request is generated for a corresponding register while executing an instruction, the IR bit may not become 1 (interrupt requested) and the interrupt request may be ignored. In this case, if the G1IRj bit in the G1IR register remains 1, a new IC/OC interrupt will not be generated. Use the AND, OR, BCLR, or BSET instruction to rewrite registers ICOCiIC and ICOCHJIC.

When timer S is initialized, use the AND, OR, BCLR, or BSET instruction to rewrite registers ICOCiIC and ICOCHJIC after setting registers ICOCiIC, ICOCHJIC, and G1IR to 00h.



5. Application Example

5.1 Explanation of the Sample Program

The following shows an example of the PWM output from pins OUTC1_0 (P2_0) and OUTC1_4 (P2_4) when single-phase waveform output mode is used. Also, the measured value is stored to RAM when a rising edge is input to the INPC1_6 (P2_6) pin using time measurement mode.

Table 5.1 lists the Functions and Interrupt Assignments at Each Channel.

Table 5.1 Functions and Interrupt Assignments at Each Channel

Channel	Function	Interrupt
Channel 0	Waveform generation function (single-phase output mode)	IC/OC channel 0 interrupt
Channel 4	Waveform generation function (single-phase output mode)	IC/OC interrupt 0
Channel 6 Time measurement function		IC/OC interrupt 0

The clock conditions are as follows:


- Main clock: 20 MHz
- Base timer operation clock (fBT1): 1 MHz

Figure 5.1 shows the Sample Program Operation.



- (1) After performing the initial setting, the BTS bit in the G1BCR1 register is set to 1 (base timer count starts).
- (2) When the base timer and G1PO0 register values match, high level is output from the OUTC1_0 pin. Channel 0 interrupt confirming port (P10_0) is inverted in IC/OC channel 0 interrupt processing.
- (3) When the base timer and G1PO4 register values match, high level is output from the OUTC1_4 pin. Channel 4 waveform generation interrupt processing is chosen and the G1PO4 register value is set to modify low level output width from the OUTC1_4 pin in IC/OC interrupt processing.
- Channel 4 interrupt confirming port is inverted, and the G1IR4 bit in the G1IR register is written to 0.(4) Channel 6 time measurement interrupt process is chosen and the C1TM6 register value is stored to RAM in IC/OC interrupt processing at the rising edge is input to the INPC1_6 pin.

Channel 6 interrupt confirming port (P10_6) is inverted, and the G1IR6 bit in the G1IR register is written to 0.




[•] Bits EOC0 and EOC4 in the G1OER register are 0 (output enabled), and the EOC6 bit is 1 (output disabled).

Figure 5.1 Sample Program Operation



5.2 Settings

5.2.1 Main Function






5.2.2 Peripheral Function Initial Setting

by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G1IOR1 ← 00h by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G1FS ← 00h G1FE ← 50h G1FE ← 51h G1FE	void peripheral_init(void)	
G1BCR0 ← 00h Clock stops G1BCR0 ← 03h Gaute source division (IBT1: 1 MHz) G1BCR1 ← 03h Base timer reset source: The base timer is not reset when the base timer and G1BTR register values match G1BCR1 ← 00h The base timer is not reset when the base timer and G1PO0 register values match Increment/decrement control: Increment mode G110R1 ← 00h The base timer is not treset when the base timer is not reset values match Increment/decrement control: Increment mode G110R1 ← 00h The base timer is not treset when the base timer is not reset values match Increment/decrement control: Increment mode G110R1 ← 00h The base timer is not treset when the base timer is not reset values match Increment/decrement control: Increment mode G110R1 ← 00h The OUTC1_4 to OUTC1_7 output control: Outputs high or low, depending on the mode sele by bits MOD1 and MOD0 in the G1POCR4 to G1POCR3 registers G110R1 ← 00h Channel 0 to channel 7 functions disabled G1POCR4 ← 00h Operating mode: Single-phase waveform queut mode Default output value. Output low as a default value G1POCR4 ← 00h Operating mode: Single-phase vaveform couptur mode Default output value. Output low as a default value. G1POCR4 ← 00h Initial output level width of channel 4 set to low Wait tor write to G1PO0 and G1PO4 registers value reload timing: Reload the G1PO4 register value reload timing: Reload the G1PO4 register value reload timing: G1POCR4 ← 20h m	BTS G1BCR1 ← 0	Base timer reset
Image: Construct of the source division ((BT1: 1 MHz)) Count source division ((BT1: 1 MHz)) Count source: Thi MS or trains Base timer reset source: The base timer is not reset when the base timer and G1PC0 register values match increment mode G1BCR1 ← 00h The base timer is not reset when the base timer and G1PC0 register values match increment mode G11DR0 ← 00h The base timer is not reset when the base timer is reset out to the G1POCR4 ← 00h (1) G1POCR4 ← 00h (1) Initial ou		
Count source: If TIMS or IZTIMS Base timer reset source: G1BCR1 ← 00h The base timer is not reset when the base timer and G1PO0 register values match Increment/decrement control: Increment mode G1IDR0 ← 00h Pins OUTC1_0 to OUTC1_3 output control: Outputs high or low, depending on the mode sele G1IDR1 ← 00h Pins OUTC1_0 to OUTC1_3 output control: Outputs high or low, depending on the mode sele G1IDR1 ← 00h Pins OUTC1_0 to OUTC1_3 output control: Outputs high or low, depending on the mode sele G1IPS ← 00h Channel 0 to channel 7 time measurement/waveform generation function: Waveform generation function selected G1IPCR4 ← 00h Channel 0 to channel 7 time measurement/waveform output mode Deparlating mode: Single-phase waveform output mode Deparlation typu value: Output lows as default value G1POCR4 ← 00h (*) Relating the value width of channel 0 set to low G1POQ + 1000h ⁽²⁾ Initial output level width of channel 0 set to low G1POCR4 ← 20h (*) G1POCR4 ← 20h (*) <td></td> <td></td>		
G1BCK0 ← 00h Base timer reset source: The base timer is not reset when the base timer and G1PO0 register values match G1BCR1 ← 00h Base timer reset source: The base timer and G1PO0 register values match Increment/decrement/decrement control: Increment mode Pins OUTC1_0 to OUTC1_3 output control: Outputs high or low, depending on the mode sele by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G1IOR1 ← 00h Pins OUTC1_4 to OUTC1_7 output control: Outputs high or low, depending on the mode sele by bits MOD1 and MOD0 in the G1POCR4 to G1POCR7 registers G1IPS ← 00h Channel 0 to channel 7 time measurement/waveform generation function: Waveform generation function selected G1FE ← 00h Channel 0 to channel 7 time measurement/waveform output mode Departing mode: Single-phase waveform output mode Departing mode: Single-phase waveform output mode G1POCR ← 00h (1) Cheannel 0 to channel 7 time measurement/waveform with access G1POCR ← 00h (1) Cheannel 0 and G1PO4 registers value reload timing: G1POCR ← 00h (1) Cheannel 0 and G1PO4 registers value reload timing: G1POCR ← 00h (1) Tittial output level width of channel 0 set to low Initial output level width of channel 0 set to low Mail for write to G1PO4 registers oa write access Output level inversion: Output level not inverted G1PO4 ← 4000h (2) Initial output level width of channel 0 set to low Mai	G1DV ← 20-1	
G1DCN + 0001 The base timer is not reset when the base timer and G1PO0 register values match increment/decrement control: Increment mode G11DR0 ← 00h Pris OUTC1_0 to OUTC1_3 output control: Outputs high or low, depending on the mode sele by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G11DR1 ← 00h Pris OUTC1_0 to OUTC1_7 output control: Outputs high or low, depending on the mode sele by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G1FS ← 00h Channel 0 to channel 7 time measurement/waveform generation function: Waveform generation function: G1POCR + 00h G1FS ← 00h Channel 0 to channel 7 functions disabled G1FOCR ← 00h ⁽¹⁾ Operating mode: Single-phase waveform output mode G1POCR + 00h ⁽¹⁾ Operating mode: Single-phase waveform output mode G1POCR + 00h ⁽¹⁾ G1POO and G1PO4 registers value reload timing: G1POO + 1000h ⁽¹⁾ Initial output level width of channel 0 set to low Wait for write to G1POQ and G1PO4 registers operation to be completed (when fBT1 = 1 MHz, wait about 2 µs or more) G1POA + catooh G1FDCR + c2bh ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1FOC + 00h Channel 6 time measurement/waveform generation function: Time measurement function selected G1POCR + c2bh ⁽¹⁾ G1PO4 register valu	G1BCR0 ← 03h	Base timer reset source: The base timer is not reset when the base timer and
by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G1IOR1 \leftarrow 00h by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers G1IOR1 \leftarrow 00h Channel 0 to channel 7 unctur control: Outputs high or low, depending on the mode sele by bits MOD1 and MOD0 in the G1POCR4 to G1POCR7 registers G1FS \leftarrow 00h Channel 0 to channel 7 functions disabled G1FE \leftarrow 00h G1POCR0 \leftarrow 00h ⁽¹⁾ Default output value: Output low as a default value G1POCR4 \leftarrow 00h ⁽¹⁾ Default output value: Output low as a default value G1POCR4 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POC \leftarrow 1000h ⁽²⁾ Initial output level on G1PO4 registers value reload timing: Reload the G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1PO4 \leftarrow 400h ⁽²⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1FS \leftarrow 40h Channel 6 time measurement/waveform generation function: Time measurement function sele G1IE0 \leftarrow 50h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE1 \leftarrow 00h Clear interrupt request bit ICOC HOIC \leftarrow 00h Clear interrupt request bit ICOC CHOIC \leftarrow 00h Clear interrupt request bit ICOCCHOIC \leftarrow 00h Clear	G1BCR1 ← 00h	The base timer is not reset when the base timer and G1PO0 register values match
by bits MOD1 and MOD0 in the G1POCR4 to G1POCR7 registers G1FS \leftarrow 00h Channel 0 to channel 7 time measurement/waveform generation function: Waveform generation functions selected G1FE \leftarrow 00h G1POCR4 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POO and G1PO4 registers value reload timing: Reload the G1PO0 and G1PO4 registers on a write access Output level inversion: Output level not inverted Initial output level width of channel 0 set to low Mait two cycles or more of (B1POCR4 \leftarrow 00h ⁽²⁾ Initial output level width of channel 4 set to low Wait for write to G1PO0 and G1PO4 registers operation to be completed (when IBT1 = 1 MHz, wait about 2 µs or more) G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1FO5 \leftarrow 400h Channel 6 time measurement/waveform generation function: Time measurement function self G1IPOCR4 \leftarrow 00h Channel 7 interrupt requests: Interrupt not requested G1IE1 \leftarrow 00h Channel 4 and channel 6 IC/OC interrupt 0 request enabled IC/OC interrupt 1 request disabled IC/OC channel 4 and channel 6 IC/OC interrupt 0 request enabled IC/OC channel 0 interrupt priority level: Level 7 IC/OC channel 0, channel 4, and channel 6 functions enabled Pins OUTC1_0 and OUTC1_4 output enabled	G1IOR0 ← 00h	Pins OUTC1_0 to OUTC1_3 output control: Outputs high or low, depending on the mode selected by bits MOD1 and MOD0 in the G1POCR0 to G1POCR3 registers
Waveform generation function selectedG1FE \leftarrow 00hChannel 0 to channel 7 functions disabledG1POCR0 \leftarrow 00h (1)Operating mode: Single-phase waveform output modeG1POCR4 \leftarrow 00h (1)G1POO and G1PO4 registers value reload timing: Reload the G1PO0 and G1PO4 registers on a write access Output level inversion: Output level not invertedG1PO0 \leftarrow 1000h (2)Initial output value it to G1PO0 and G1PO4 registers on a write access Output level inversion: Output level not invertedG1PO4 \leftarrow 4000h (2)Initial output level width of channel 0 set to lowWait two cycles or more of (fBT1 clock cycle)Initial output level width of channel 4 set to lowWait for write to G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is resetG1POCR4 \leftarrow 20h (1)G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is resetG1FS \leftarrow 40hChannel 6 time measurement/waveform generation function: Time measurement function selectedG1IR \leftarrow 00hChannel 0 to channel 7 interrupt requests: Interrupt not requestedG1IE0 \leftarrow 50hChannel 6 IC/OC interrupt 0 request enabledICOCCH0C \leftarrow 00hClear interrupt request bitICOCCH0C \leftarrow 00hClear interrupt request bitICOCCOIC \leftarrow 00hClear interrupt priority level: Level 4G1IEF \leftarrow 51h (2)Channel 0, channel 4, an	G1IOR1 ← 00h	Pins OUTC1_4 to OUTC1_7 output control: Outputs high or low, depending on the mode selected by bits MOD1 and MOD0 in the G1POCR4 to G1POCR7 registers
G1POCR0 \leftarrow 00h ⁽¹⁾ G1POCR0 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POCR4 \leftarrow 00h ⁽¹⁾ G1POA and G1PO4 registers value reload timing: Reload the G1PO0 and G1PO4 registers on a write access Output level inversion: Output level not invertedG1PO0 \leftarrow 1000h ⁽²⁾ Initial output level width of channel 0 set to lowG1POCR4 \leftarrow 000h ⁽²⁾ Initial output level width of channel 4 set to lowG1POCR4 \leftarrow 200h ⁽²⁾ Initial output level width of channel 4 set to lowG1POCR4 \leftarrow 200h ⁽²⁾ Initial output level width of channel 4 set to lowWait two cycles or more of (BT1 clock cycle)Wait for write to G1PO0 and G1PO4 registers operation to be completed (when fBT1 = 1 MHz, wait about 2 µs or more)G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is resetG1FS \leftarrow 40hChannel 6 time measurement/waveform generation function: Time measurement function sele Channel 0 to channel 7 interrupt requests: Interrupt not requestedG1IE1 \leftarrow 00hIC/OC interrupt 1 request disabledICOCCHOIC \leftarrow 00hClear interrupt request bitICOCCHOIC \leftarrow 00hClear interrupt request bitICOCCOIC \leftarrow 00hClear interrupt op priority level: Level 7ICOCCOIC \leftarrow 00hClear interrupt op priority level: Level 4G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabledPirs OUTC1_0 and OUTC1_4 output enabled	G1FS ← 00h	
Off Octor Default output value: Output low as a default value G1POCR4 ← 00h (1) G1POCR4 ← 00h (1) G1POCR4 ← 00h (1) G1POC and G1PO4 registers value reload timing: Reload the G1PO0 and G1PO4 registers on a write access Output level inversion: Output level not inverted G1POC + 1000h (2) Initial output level width of channel 0 set to low G1PO4 ← 4000h (2) Initial output level width of channel 4 set to low Wait two cycles or more of (B11 clock cycle) Wait for write to G1PO4 registers operation to be completed (when fBT1 = 1 MHz, wait about 2 µs or more) G1POCR4 ← 20h (1) G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1FS ← 40h Channel 6 time measurement/waveform generation function: Time measurement function self G1IR ← 00h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE0 ← 50h Channel 4 and channel 6 IC/OC interrupt 0 request enabled ICOCHOIC ← 00h IC/OC interrupt 1 request bit ICOCCHOIC ← 00h Clear interrupt request bit ICOCCHOIC ← 04h IC/OC cinterrupt 0 priority level: Level 7 ICOCCHOIC ← 04h IC/OC cinterrupt 0 priority level: Level 4 G1FE ← 51h ⁽²⁾ Channel 4, and channel 6 functions enabled ICOCCHOIC ← 04h IC/OC interrupt 0 pr	 G1FE ← 00h	Channel 0 to channel 7 functions disabled
G1POCR4 \leftarrow 00h ⁽¹⁾ G1PO0 and G1PO4 registers value reload timing: Reload the G1PO0 and G1PO4 registers on a write access Output level inversion: Output level not inverted G1PO0 \leftarrow 1000h ⁽²⁾ Initial output level width of channel 0 set to low G1PO4 \leftarrow 4000h ⁽²⁾ Initial output level width of channel 4 set to low Wait two cycles or more of (B11 clock cycle) G1PO0 registers operation to be completed (when fBT1 = 1 MHz, wait about 2 µs or more) G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1FS \leftarrow 40h Channel 6 time measurement/waveform generation function: Time measurement function seld G1IRCR6 \leftarrow 01h Time measurement trigger: Rising edge selected G1IE0 \leftarrow 50h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE1 \leftarrow 00h IC/OC interrupt 1 request disabled ICOCH0IC \leftarrow 00h Clear interrupt request bit ICOCH0IC \leftarrow 00h Clear interrupt request bit ICOCCH0IC \leftarrow 00h Clear interrupt request bit ICOCCIC \leftarrow 00h Clear interrupt requ	G1POCR0 ← 00h ⁽¹⁾	
Output level inversion: Output level not inverted G1PO0 \leftarrow 1000h ^[2] Initial output level width of channel 0 set to low G1PO4 \leftarrow 4000h ^[2] Initial output level width of channel 4 set to low Wait two cycles or more of (BT1 clock cycle (G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 \leftarrow 20h ⁽¹⁾ G1PO4 \leftarrow 20h ⁽¹⁾ G1PO4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset G1FS \leftarrow 40h Channel 6 time measurement/waveform generation function: Time measurement function sele G1IR0 \leftarrow 00h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE0 \leftarrow 50h Channel 6 IC/OC interrupt 0 request enabled ICOCHOIC \leftarrow 00h IC/OC interrupt 1 request disabled ICOCHOIC \leftarrow 00h Clear interrupt request bit ICOCCOIC \leftarrow 00h Clear interrupt request bit ICOCCOIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 7 ICOCCOIC \leftarrow 00h Clear interrupt request bit ICOCCOIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 4 <t< td=""><td>G1POCR4 ← 00h ⁽¹⁾</td><td></td></t<>	G1POCR4 ← 00h ⁽¹⁾	
Initial output level width of channel 4 set to lowWait two cycles or more of (BT1 clock cycleInitial output level width of channel 4 set to lowWait two cycles or more of (BT1 clock cycleWait for write to G1PO0 and G1PO4 registers operation to be completed (when fBT1 = 1 MHz, wait about 2 µs or more)G1POCR4 \leftarrow 20h (*)G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is resetG1FS \leftarrow 40hChannel 6 time measurement/waveform generation function: Time measurement function seldG1TMCR6 \leftarrow 01hTime measurement trigger: Rising edge selectedG1IRE \leftarrow 00hChannel 0 to channel 7 interrupt requests: Interrupt not requestedG1IE1 \leftarrow 00hIC/OC interrupt 1 request disabledICOCHOIC \leftarrow 00hClear interrupt request bitICOCCHOIC \leftarrow 00hClear interrupt priority level: Level 7ICOCOIC \leftarrow 00hClear interrupt o priority level: Level 4G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabledPins OUTC1_0 and OUTC1_4 output enabled		
Wait two cycles or more of (BT1 clock cycleWait for write to G1PO0 and G1PO4 registers operation to be completed (when fBT1 = 1 MHz, wait about 2 µs or more)G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is resetG1FS \leftarrow 40hChannel 6 time measurement/waveform generation function: Time measurement function seleG1TMCR6 \leftarrow 01hTime measurement trigger: Rising edge selectedG1IR \leftarrow 00hChannel 0 to channel 7 interrupt requests: Interrupt not requestedG1IE0 \leftarrow 50hChannel 4 and channel 6 IC/OC interrupt 0 request enabledICOCH0IC \leftarrow 00hClear interrupt request bitICOCH0IC \leftarrow 00hClear interrupt priority level: Level 7ICOCOIC \leftarrow 00hClear interrupt opriority level: Level 4G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabledICOCOIC \leftarrow 04hIC/OC interrupt 0 priority level: Level 4D1COCOIC \leftarrow 51h ⁽²⁾ Channel 0 priority level: Level 4ICOCOIC \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabledICOCOIC \leftarrow 51h ⁽²⁾ Pins OUTC1_0 and OUTC1_4 output enabled	G1PO0 ← 1000h ⁽²⁾	Initial output level width of channel 0 set to low
fBT1 clock cycle(when fBT1 = 1 MHz, wait about 2 μ s or more)G1POCR4 \leftarrow 20h ⁽¹⁾ G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is resetG1FS \leftarrow 40hChannel 6 time measurement/waveform generation function: Time measurement function seldG1TMCR6 \leftarrow 01hTime measurement trigger: Rising edge selectedG1IR \leftarrow 00hChannel 0 to channel 7 interrupt requests: Interrupt not requestedG1IE1 \leftarrow 00hChannel 4 and channel 6 IC/OC interrupt 0 request enabledICOCHOIC \leftarrow 00hClear interrupt request bitICOCHOIC \leftarrow 00hClear interrupt priority level: Level 7ICOCCIOC \leftarrow 00hClear interrupt 0 priority level: Level 4G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabledICOCCIC \leftarrow 00hClear interrupt 0 priority level: Level 4G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabledPins OUTC1_0 and OUTC1_4 output enabledPins OUTC1_4 output enabled	G1PO4 ← 4000h ⁽²⁾	Initial output level width of channel 4 set to low
G1FS \leftarrow 40h Channel 6 time measurement/waveform generation function: Time measurement function seld G1TMCR6 \leftarrow 01h Time measurement trigger: Rising edge selected G1IR \leftarrow 00h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE0 \leftarrow 50h Channel 4 and channel 6 IC/OC interrupt 0 request enabled G1IE1 \leftarrow 00h IC/OC interrupt 1 request disabled ICOCHOIC \leftarrow 00h Clear interrupt request bit ICOCCHOIC \leftarrow 00h IC/OC channel 0 interrupt priority level: Level 7 ICOCCIIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G1FE \leftarrow 51h ⁽²⁾ Pins OUTC1_0 and OUTC1_4 output enabled		
G1TMCR6 \leftarrow 01h Time measurement trigger: Rising edge selected G1IR \leftarrow 00h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE0 \leftarrow 50h Channel 4 and channel 6 IC/OC interrupt 0 request enabled G1IE1 \leftarrow 00h IC/OC interrupt 1 request disabled ICOCHOIC \leftarrow 00h Clear interrupt request bit ICOCHOIC \leftarrow 00h IC/OC channel 0 interrupt priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled H H Pins OUTC1_0 and OUTC1_4 output enabled	G1POCR4 ← 20h ⁽¹⁾	G1PO4 register value reload timing: Reload the G1PO4 register when the base timer is reset
G1IR \leftarrow 00h Channel 0 to channel 7 interrupt requests: Interrupt not requested G1IE0 \leftarrow 50h Channel 4 and channel 6 IC/OC interrupt 0 request enabled G1IE1 \leftarrow 00h IC/OC interrupt 1 request disabled ICOCH0IC \leftarrow 00h Clear interrupt request bit ICOCH0IC \leftarrow 00h IC/OC channel 0 interrupt priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 7 Cocoic \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled H Pins OUTC1_0 and OUTC1_4 output enabled	G1FS ← 40h	Channel 6 time measurement/waveform generation function: Time measurement function selected
G1IE0 \leftarrow 50h Channel 4 and channel 6 IC/OC interrupt 0 request enabled G1IE1 \leftarrow 00h IC/OC interrupt 1 request disabled ICOCH0IC \leftarrow 00h Clear interrupt request bit ICOCH0IC \leftarrow 07h IC/OC channel 0 interrupt priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 04h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G10ER \leftarrow EEh Pins OUTC1_0 and OUTC1_4 output enabled	G1TMCR6 ← 01h	Time measurement trigger: Rising edge selected
G1IE1 \leftarrow 00h IC/OC interrupt 1 request disabled ICOCHOIC \leftarrow 00h Clear interrupt request bit ICOCHOIC \leftarrow 07h IC/OC channel 0 interrupt priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 04h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G10ER \leftarrow EEh Pins OUTC1_0 and OUTC1_4 output enabled	G1IR ← 00h	Channel 0 to channel 7 interrupt requests: Interrupt not requested
ICOCHOIC \leftarrow 00h Clear interrupt request bit ICOCHOIC \leftarrow 07h IC/OC channel 0 interrupt priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 04h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G10ER \leftarrow EEh Pins OUTC1_0 and OUTC1_4 output enabled	G1IE0 ← 50h	Channel 4 and channel 6 IC/OC interrupt 0 request enabled
ICOCHOIC \leftarrow 07h IC/OC channel 0 interrupt priority level: Level 7 ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 04h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G10ER \leftarrow EEh Pins OUTC1_0 and OUTC1_4 output enabled	G1IE1 ← 00h	IC/OC interrupt 1 request disabled
ICOCOIC \leftarrow 00h Clear interrupt request bit ICOCOIC \leftarrow 04h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G10ER \leftarrow EEh Pins OUTC1_0 and OUTC1_4 output enabled	I ICOCH0IC ← 00h	Clear interrupt request bit
ICOC0IC \leftarrow 04h IC/OC interrupt 0 priority level: Level 4 G1FE \leftarrow 51h ⁽²⁾ Channel 0, channel 4, and channel 6 functions enabled G10ER \leftarrow EEh Pins OUTC1_0 and OUTC1_4 output enabled	ICOCH0IC ← 07h	IC/OC channel 0 interrupt priority level: Level 7
$ \begin{array}{c c} \hline \\ \hline $	ICOC0IC ← 00h	Clear interrupt request bit
$G10ER \leftarrow EEh$ Pins OUTC1_0 and OUTC1_4 output enabled	ICOC0IC ← 04h	IC/OC interrupt 0 priority level: Level 4
	$G1FE \leftarrow 51h^{(2)}$	Channel 0, channel 4, and channel 6 functions enabled
outputs disabled	G10ER ← EEh	OUTC1_1 pin, OUTC1_2 pin, OUTC1_3 pin, OUTC1_5 pin, OUTC1_6 pin, and OUTC1_7 pin
Wait two cycles or more of fBT1 clock cycle Wait for write to registers operation to be completed (when fBT1 = 1 MHz, wait about 2 μs or more)		Wait for write to registers operation to be completed
Setting of programmable I/O ports	Setting of programmable I/O ports	
return	return	


2. The values written to the registers are reflected when the clock is synchronized with the base timer count source (fBT1).



5.2.3 IC/OC Interrupt 0 Function



5.2.4 IC/OC Channel 0 Interrupt Function





6. Sample Program

A sample program can be downloaded from the Renesas Electronics website. To download, click "Application Notes" in the left-hand side menu of the M16C Family page.

7. Reference Documents

M16C/5LD, 56D Group User's Manual: Hardware Rev.1.10 M16C/5L, M16C/56 Group User's Manual: Hardware Rev.1.00 M16C/6C Group User's Manual: Hardware Rev.1.00 The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News The latest information can be downloaded from the Renesas Electronics website.

C Compiler User's Manual M16C Series, R8C Family C Compiler Package V.5.45 C Compiler User's Manual Rev.1.00 The latest version can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website http://www.renesas.com/

Inquiries http://www.renesas.com/inquiry



Revision History
rtevieren metery

M16C/5LD, M16C/56D, M16C/5L, M16C/56, M16C/6C Group How to Use Timer S Associated Interrupts

Rev.	Pov Data		Description
Rev.	Date	Page	Summary
1.00	Jun 30, 2010	_	First edition issued

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product deviate the one of the in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommender application to rease of Renesas Electronics and any Renesas Electronics product for an application categorized as "Specific" or the which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
- "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations. or healthcare intervention (e.g. excision, etc.), and any other apolications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1525-585-100, Fax: +44-1522-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1520-585-900 Renesas Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1520-585-900 Renesas Electronics Corpog GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1520-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-2825-1155, Fra: +486-12-6827-7859 Renesas Electronics (Shanghai) Co., Ltd. 10nt 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-24577-1818, Fax: +86-21-6887-7858 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +86-2457-9800, Fax: +882-2486-9022/9044e, 1845-2457-9800, Fax: +882-2486-9022/9044e, 19450-0817-5900, Fax: +882-24175-9670 Renesas Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +86-2417-3400, Fax: +865-278-5001 Renesas Electronics Mangapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +66-273-7950-9300, Fax: +886-29175-9570 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9300, Fax: +60-3-7955-9510 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied O'' Block, B, Menara Amcorp, Amcorp T