To our customers,

# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics product is not intended without the prior written consent of Renesas Electronics. Renesas Electronics are product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# H8/300L

Hardware Interface Technique to IO Port (HWio)

# Introduction

This application note is to assist the product design engineers to consider the various electrical characteristics and behaviors of all IO ports that are based on CMOS logic to ensure correct operation when implementing with them. In addition, it would also highlights the numerous concerns when designed with CMOS logic and also system involves multiple voltages.

In this application note, H8/38024F microcomputer is used as the example.

**Target Device** 

H8/300L Super Low Power series - H8/38024F



#### Contents

1.	Electrical Characteristics of IO Ports	3
2. 2.1 2.2 2.3	Electrical Behavior on CMOS Logic CMOS Logic Levels MOS Transistors CMOS Steady-State Electrical Behavior	4 5 5 7
3.	Effects of Loading	8
4.	Unused CMOS Inputs	8
5.	Current Spikes and Decoupling Capacitors	9
6.	Logic Families	9
7.	MOS Pull-Up Transistor	9
8.	Large Current High Voltage Open-Drain IO Ports	10
9.	Consideration for 3 Volt and 5 Volt Interface	10
10.	Conclusions	13
Refe	erence	13
Rev	ision Record	14

## 1. Electrical Characteristics of IO Ports

For H8/38024F microcomputer, there are a total of ten IO ports, namely port 1,3,4,5,6,7,8,9 and A. The following table shows the electrical reading of  $V_{IL}$ ,  $V_{IH}$ ,  $V_{OL}$ , and  $V_{OH}$  for all the IO ports for H8/38024F microcomputer:

Item	Symbol	Application Pins		Values		Unit	Notes
			Min.	Typical	Max.		
Input High	V <sub>IH</sub>	P <sub>13</sub> , P <sub>14</sub>	0.8VCC	-	VCC+0.3V	V	
Voltage		P <sub>16</sub> , P <sub>17</sub>	_				-
		P <sub>30</sub> to P <sub>37</sub>					
		$P_{40}$ to $P_{43}$					-
		P <sub>50</sub> to P <sub>57</sub>					
		P <sub>60</sub> to P <sub>67</sub>					-
		P <sub>70</sub> to P <sub>77</sub>					-
		P <sub>80</sub> to P <sub>87</sub>					
		P <sub>A0</sub> to P <sub>A3</sub>	_				-
		$P_{B0}$ to $P_{B7}$	0.8VCC	-	AVCC+0.3V	V	
		P95	0.9VCC	-	7.3	V	
Input Low	V <sub>IL</sub>	P <sub>13</sub> , P <sub>14</sub>	-0.3	-	0.2VCC	V	
Voltage		P <sub>16</sub> , P <sub>17</sub>	_				
		P <sub>30</sub> to P <sub>37</sub>	_				
		$P_{40}$ to $P_{43}$	_				-
		P <sub>50</sub> to P <sub>57</sub>	_				-
		P <sub>60</sub> to P <sub>67</sub>	_				-
		P <sub>70</sub> to P <sub>77</sub>	_				
		P <sub>80</sub> to P <sub>87</sub>	_				
		P <sub>A0</sub> to P <sub>A3</sub>	_				
		$P_{B0}$ to $P_{B7}$	_				





H8/300L Hardware Interface Technique to IO Ports (HWio)

Item	Symbol	Application Pins		Values		Unit	Notes
			Min.	Typical	Max.		
Output High	V <sub>OH</sub>	P <sub>13</sub> , P <sub>14</sub>	VCC-1.0	-	-	V	$-I_{OH} = 1.0 \text{mA}$
voltage		P <sub>16</sub> , P <sub>17</sub>	VCC-0.3	-	-	V	-I <sub>OH</sub> =
		$P_{30}$ to $P_{37}$	_				0.1mA
		$P_{40}$ to $P_{42}$	-				
		$P_{50}$ to $P_{57}$	_				
		$\frac{P_{60} \text{ to } P_{67}}{P_{67}}$	-				
		$\frac{P_{70} \text{ to } P_{77}}{P_{70} \text{ to } P_{77}}$	-				
		$\frac{P_{80} \text{ to } P_{87}}{P_{10} \text{ to } P_{10}}$	_				
Output Low	Vol	$P_{13}, P_{14}$	-	-	0.5	V	$I_{OL} = 0.4 \text{mA}$
Voltage		D D	-				02
		<b>F</b> <sub>16</sub> , <b>F</b> <sub>17</sub>	_				
		$P_{30}$ to $P_{37}$					
		P <sub>40</sub> to P <sub>42</sub>	-				
		P <sub>50</sub> to P <sub>57</sub>	-				
		P <sub>60</sub> to P <sub>67</sub>	-				
		P <sub>70</sub> to P <sub>77</sub>	_				
		P <sub>80</sub> to P <sub>87</sub>	_				
		P <sub>A0</sub> to P <sub>A3</sub>	-				
		P <sub>90</sub> to P <sub>92</sub>	-	-	0.5	V	$I_{OL} = 25 mA$
							$I_{OL} = 10 mA$
		P <sub>93</sub> to P <sub>95</sub>	-	-	0.5	V	$I_{OL} = 10 mA$

# 2. Electrical Behavior on CMOS Logic

Having described in the previous section, the electrical characteristics of the IO ports for the H8/38024F microcomputer, the following section would explain briefly about the functional behavior of a CMOS logic circuit and MOS transistors. In addition, it would also explain the electrical behavior of CMOS logic to aid the product design engineer with a better understanding of the operation with CMOS logic.

The functional behavior of a CMOS logic circuit is fairly easy to understand, the basic building blocks in CMOS logic circuits are MOS transistors. However, before we mentioned anything further for the CMOS logic circuits and MOS transistors, we would briefly about logic levels



#### 2.1 CMOS Logic Levels

Abstract logic elements process binary digits, 0 and 1. However, real logic circuits process electrical signals such as voltage level.

In any logic circuit, there is a range of voltages (or other circuit conditions) that is interpreted as logic 0, and another, nonoverlapping range that is interpreted as logic 1. A typical CMOS logic circuit may interpret any voltage in the range  $0\sim1.5V$  as a logic 0, and in the range  $3.5\sim5.0V$  as a logic 1. Voltages in the intermediate range  $(1.5\sim3.5V)$  are not expected to occur except during signal transitions and yield undefined logic values.



#### 2.2 MOS Transistors

A MOS transistor can be modeled as a 3-terminal device that acts like a voltage controlled resistance. As suggested in the figure below, an input voltage applied to one terminal controls the resistance between the remaining two terminals. In digital logic applications, a MOS transistor is operated so its resistance is always either very high (and the transistor is 'off') or very low (and the transistor is 'on').



There are two types of MOS transistors, n-channel and p-channel; in this application, it will not discuss the configuration of the n-MOS and p-MOS transistor. Instead, it will explain the electrical behavior during operation. The voltage from gate to source (Vgs) in an NMOS transistor is normally zero or positive. If Vgs=0, then the resistance from drain to source (Rds) is very high, on the order of a mega-ohm or more. As we increase Vgs (i.e. increases the voltage at the gate), Rds decreases to a very low value, 10 ohms or less in some devices. In the case of PMOS transistor, the operation is analogous to that of NMOS transistor, except that the source is normally at a higher voltage than the drain, and Vgs is normally zero or negative. If Vgs is zero, then the resistance from the source to drain (Rds) is very high. Theoretically, as we decrease Vgs (i.e. decrease the voltage on the gate), Rds decreases to a very low value.



The following describes the electrical aspects when interfacing with CMOS port pins and the topics include:

• DC noise margin

Depending on loading and other factors, a CMOS output signal has a certain voltage in the LOW state, and another voltage in the HIGH state. Non-negative DC noise margins ensure that the highest LOW voltage produced by an output is always lower than the highest voltage that an input can reliably interpret as LOW, and the lowest HIGH voltage produced by an output is always higher than the lowest voltage that an input can reliably interpret as HIGH.

• Fan-out

This refers to the number and type of inputs that are connected to a given output. If too many inputs are connected to an output, the DC noise margins of the circuit may be inadequate. Fan-out may also affect the speed at which the output changes from one state to another.

• Speed

The time that it takes a CMOS output to change from the LOW state to the HIGH state, or vice versa, depends on both the internal structure of the device and the characteristics of the other devices that it drives, even to the extent of being affected by the wire or PCB traces connected to the output.

Power Consumption

The power consumed by a CMOS device depends on a number of factors, including not only its internal structure, but also the input signals that receive, the other devices that it drives, and how often its output changes between LOW and HIGH.

Noise

The reason for providing engineering design margin is to ensure proper circuit operation in the presence of noise. Noise can be generated by a number of sources such as cosmic rays, magnetic fields from nearby machinery, etc.

• Electrostatic Discharge

This can easily killed a CMOS device by merely touching it.

• Open-Drain outputs

Some CMOS output omits the usual p-channel pull up transistors. In HIGH state, such outputs are effectively a no-connection that is useful in some application.

The p-channel transistors in CMOS output structures are said to provide active pull-up since they actively pull the output voltage on a LOW-to-HIGH transition. These transistors are omitted in gates with open-drain outputs. The drain of the topmost n-channel transistor is left unconnected internally, so if the output is not LOW, it is open. An open-drain output requires an external pull-up resistor to provide passive pull-up to the HIGH level.

For the highest possible speed, an open-drain output's pull-up resistor should be as small as possible; this minimizes the RC time constant for LOW-to-HIGH transitions (rise time). However, the pull-up resistance cannot be arbitrarily small; the minimum resistance is determined by the open-drain output's maximum sink current, I<sub>OLmax</sub>. Though open-drain gate exhibits slow rise time, they are useful for applications such as driving LEDs and other devices; performing wired logic; and driving multi-source buses.

• Three-state outputs

Some CMOS output have an extra output-enable control input that can be used to disable both the p-channel pull transistors and the n-channel pull-down transistors. Many such device outputs can be tied together to create a multi-source bus, as long as the control logic is arranged so that at most one output is enabled at a time.

# RENESAS

#### H8/300L Hardware Interface Technique to IO Ports (HWio)

#### 2.3 CMOS Steady-State Electrical Behavior

The circuit's behavior when inputs and outputs are not changing. As an example, the CMOS inverter's behavior is defined as two discrete input voltages; other input voltages may yield different output voltages. The complete input-output transfer characteristic can be described by a graph as indicated in the figure below



In ideal case, we could define a CMOS LOW input level as any voltage under 2.4V, and a HIGH input level as anything over 2.6V. Only when the input is between 2.4V and 2.6V does the inverter produce a non-logic output voltage under this definition. Unfortunately, the typical transfer characteristic in the above figure is just typical but not guaranteed as it is dependent on power supply voltage, temperature and output loading.

Sound engineering practice dictates that we use more conservative specification for LOW and HIGH. The parameters are specified by CMOS device manufacturers in a data sheet and defined as follows:

- V<sub>OHmin</sub>
- V<sub>IHmin</sub>
- V<sub>ILmax</sub>
- V<sub>OLmax</sub>

The input parameters are determined mainly by switching thresholds of the two transistors, while the output parameters are determined mainly by the "ON" resistance of the transistors. These parameters apply when the device inputs and outputs are connected only to other CMOS devices.

For example, to illustrate for DC noise margin, at 1.5V,  $V_{ILmax}$  exceeds  $V_{OLmax}$  by 1.4V, so HC-series CMOS has a DC noise margin of 1.4V in the LOW state. That is, it takes at least 1.4V of noise to corrupt a worst-case LOW output into a voltage that is not guaranteed to be recognized by another gate as a LOW input. There is also a DC noise margin of 1.4V in the HIGH state.

Another consideration needs to be given is the load condition and it is specified in terms of current.

- I<sub>Olmax</sub>: The maximum current that the output can sink in the LOW state while still maintaining an output voltage no greater than V<sub>OLmax</sub>.
- I<sub>Ohmax</sub>: The maximum current that the output can source in the HIGH state while still maintaining an output voltage no less than V<sub>Ohmin</sub>.

Most CMOS devices have two sets of loading specifications. One set is for "CMOS" loads, meaning that the device output is connected to other CMOS loads, meaning that the device output is connected to other CMOS inputs, which consumes very little current. The other set is for "TTL" loads, meaning that the output is connected to TTL inputs or other devices that consume significant current.





H8/300L Hardware Interface Technique to IO Ports (HWio)

For non-ideal inputs such that the input voltage is not closed to the power supply rail, then the "ON" transistor may not be fully "ON" and its resistance may increase. Likewise, the "OFF" transistor my not be fully "off" and its resistance may be quite a bit less than one mega-ohm. These two effects combine to move the output voltage away from the power-supply rail.

# 3. Effects of Loading

Besides the understanding about the electrical characteristics, other consideration should also go to stuffs such as the effect of loading on the system. Loading an output with more than its rated fan-out has several effects:

- In the LOW state, the output voltage  $(V_{OL})$  may increase beyond  $V_{OLmax}$ .
- In the HIGH state, the output voltage  $(V_{OH})$  may fall below  $V_{OHmin.}$
- Propagation delay to the output increase beyond specification
- Output rise and fall times may increase beyond their specification
- The operating temperature of the device may increase, thereby reducing the reliability of the device and eventually causing device failure.

The first four effects reduce the DC noise margin and timing margins of the circuit. Thus, slightly overloaded circuit may work properly in ideal conditions, but experience says that it will fail once it's out of the friendly environment of engineering laboratory.

#### 4. Unused CMOS Inputs

Unused CMOS inputs should never be left unattended (or floating). On one hand, such an input will behave as if it had a LOW signal applied to it and will normally show a value of 0V when probed with an oscilloscope or voltmeter. However, CMOS inputs have such high impedance, it takes only a small amount of circuit noise to temporarily make a floating input look HIGH, creating some very nasty inter-mitten circuit failures. Some subtle bugs concerning floating CMOS inputs are, often the cause of mysterious circuit behavior, as an unused input erratically changes its effective state based on noise and conditions elsewhere in the circuit. When you are trying to debug such a problem, the extra capacitance of an oscilloscope probe touched to the floating input is often enough to damp out the noise and make the problem go away. This can be baffling if you don't realize that the input is floating!



#### 5. Current Spikes and Decoupling Capacitors

When a CMOS output switches between a LOW and HIGH, current flows from VCC to ground through the partially on p- and nchannel transistors. These current often called current spikes because of their duration, may show up as noise on the power-supply and ground connections in a CMOS circuit, especially when multiple outputs are switched simultaneously.

For this reason, systems that use CMOS circuits require decoupling capacitors between VCC and ground. These capacitors must be distributed throughout the circuit, at least one within an inch or so of each chip, to supply current during transitions. The large filtering capacitors typically found in the power supply itself do not satisfy this requirement, because stray wiring inductance prevents them from supplying the current fast enough, hence the need for physical distributed system of decoupling capacitors.

The following example shows the calculation of the decoupling capacitor value when designing with H8/38024F:

If you are switching all the IO ports, therefore the current demanded by the microcomputer for all IO ports is 100mA ( $\Sigma I_{OL}$  from H8/38024F microcomputer hardware manual). If you consider some droop from the power bus and the switching time is 31.25nsec, and allows a maximum voltage dip ( $\Delta V$ ) on the H8/38024F microcomputer is -0.1V, the choice of bypass capacitor become:

C=<u>I.dt</u>

dV

C=0.03uF

Therefore, choosing a 0.1uF will allow for variations due to temperature and aging.

Selecting a correct bypass capacitor in a high-speed design has economic and design reliability consequences. You may be tempted to place any large value capacitor across the power pins for bypass. But choosing a value that exceeds the necessary value can result in higher series inductance, increased expense, and inferior electrical or nominal value stability characteristics.

Therefore, the bypass capacitor should have low effective series resistance (ESR) and series inductance while having a large enough capacitance value to supply current to the IC during switching.

# 6. Logic Families

The following table mentioned some of the logic families that are available for applications with specific voltage operation capability.

Logic Family Type	Application
LVC (Low Voltage CMOS)	Low voltage operation 2.7V to 3.6V with 3.3V/5.5V tolerant inputs
LVCI (Low Voltage CMOS)	Low voltage ranging from 1.65V to 5.5V operation
LCX (Low Voltage CMOS)	Interface with 3V and 5V devices.
LVQ (Low Voltage Quiet CMOS)	Ideal for low power/low noise application

The suitability of employing these above mentioned logic families is dependent on your application and therefore consultation with the manufacturer's data sheet is necessary.

# 7. MOS Pull-Up Transistor

Before it was forgotten, I would also like to mention here that certain IO ports within the H8/38024F microcomputer have built-in MOS pull-up function that can be selected by software. This is useful for product designers whom may have a need to provide pull-up function in their application.

# 8. Large Current High Voltage Open-Drain IO Ports

For H8/38024F microcomputer, there exists a large current of 10mA & 25mA, high voltage of 7V open-drain pin, capable of driving large load such as LEDs, stepper motors etc. The large current drive can be enabled or disabled by register settings.

## 9. Consideration for 3 Volt and 5 Volt Interface

The following guidelines apply to a design that integrates 3.3V and 5V devices. Interfacing 3V TTL or CMOS devices to 5V CMOS devices causes problems because the 5V devices need extra drive to prevent leakage current. Many voltage translation devices translate 3.3V to 5V, however, this solution adds delay and board space.

Interfacing 3V CMOS devices to 5V TTL devices doesn't compromise performance because a 3V device outputs have sufficient margin to drive 5V TTL-device inputs. However, you cannot directly connect a 5V output to a 3V input. Driving a 3V input, a 5V output can exceed the maximum supply-voltage rating and can forward-bias the ESD protection diode. The diode allows excess current to flow from the 5V device into the 3V power supply, possibly inducing latch-up. In this case, using a voltage-translation device is necessary. Refer to figure below.



If board space is critical and speed is not, you can place a series resistor between the 3V and 5V devices to limit the current flowing from 5V device into 3V device. The series resistor is placed such that the current before the series resistor is less than the current after the series resistor. The value calculated should take into consideration the electrical rating of the  $I_{OL}$  for the 3V device to ensure that the device can sink the current from the 5V device. This case of voltage translation is unidirectional.

However, in the case of bus application, it may require bi-directional interfaces such as Renesas level shifter, HD1510151, which has 3V or 5V signals driving the control inputs. Regardless of whether a 3V device resides on a 5V bus or a 5V device resides on a 3V bus, run the bus at one voltage and use translation circuitry and buffers between the other devices. Such bi-directional interface comprises of two terminals ( $V_{CCA}$ ,  $V_{CCB}$ ),  $V_{CCA}$  is connected with control input and A bus side,  $V_{CCB}$  is connected with B bus side.  $V_{CCA}$  and  $V_{CCB}$  are isolated. This interface is able to change  $V_{CCA}$  input level to  $V_{CCB}$  output level and vice versa by providing different supply voltages to  $V_{CCA}$  and  $V_{CCB}$ . The figures below show the HD1510151 circuitries for such implementation.

Logic Diagram





The following shows the truth table for HD1510151.

	Inputs	Outputs		
/G	DIR	- Outputs		
L	L	B data to A bus		
L	Н	A data to B bus		
Н	X	High-Impedance, Z		

#### Input and Output Equivalent Circuit



**Connection Circuitry** 



The following provides another example for the bi-directional interface using the part from Quality Semiconductor called the QuickSwitch such as the QS3861. The output limiting characteristics of the QuickSwitch can be used to make a very efficient 5V TTL to 3V TTL converter. By supplying 4.3V to the VCC pin of a QuickSwitch device, the driven output will be limited to 3.3V maximum., even under light loading. Adding a diode such as 1N4148 between the 5V supply and the device can create a 4.3V VCC. The diode will provide approximately 0.70V drop, supplying the QS3861 with a VCC of 4.3V. A 10K $\Omega$  resistor is added between the diode's cathode and ground to provide a current path for the diode. Note that the conversation is bi-directional and automatic. If either side is driven to 5V, the driven will be limited to 3.3V.



#### PRELIMINARY H8/300L Hardware Interface Technique to IO Ports (HWio)



De-rating a 5V device for use as a 3V device may cause insufficient drive capability. The 3V devices operate at lower supply voltages, lowering the devices' output-drive capabilities. If you want to use these devices in bus applications, determine whether the parts are de-rated or truly low-voltage devices: A de-rated part often offers lower performance than that of an equivalent 5V device, whereas a true low-voltage design perform as well as or better than its 5V counterpart.

Another possibility for interfacing 5V and 3V devices is to use a device with an open-drain output configuration. These devices act a buffer and ensure safe operation of 3.3V devices. However, a device with an open-drain option may have an internal pull-up transistor whose parasitic diode may forward-bias, causing current to flow. A true open-drain device requires only an external pull-up resistor to the desired voltage. For highest possible speed, an open-drain output's pull-up resistor should be as small as possible. This is explained in the section 2.2 under *Open-Drain outputs*.

To calculate the minimum resistance required is determined by the open-drain output's maximum sink current,  $I_{Olmax}$ . For example, in HC- and HCT-series CMOS, IOLmax is 4mA, and the pull-up resistor can be no less than 5.0V / 4mA, or 1.25k $\Omega$ . Refer to Figure below.



Another possibility for interfacing 5V and 3V device is, to modify the input and output structures of a device so that internal voltage translations can occur. Occasionally, you can use a true CMOS transmission gate at the output.

Hybrid systems which include multiple voltage supplies, hence you must prevent latch-up on the IOs during power-up and powerdown. To prevent latch-up on power-up, make sure that the 5V supply is greater than or equal to the 3V supply. To prevent latch-up on power-down, the 3V supply should be less than or equal to 5V supply.

To take full advantage of the two voltage devices, mix the design on the board so that speed-critical paths run at 5V and low-power paths run at 3.3V.



#### 10. Conclusions

This application note hopes to help product designers to have a better understanding of working with CMOS logic pins by describing its electrical characteristics and behavior. In addition, it also explains the effect of loading and provides some pointers on how to derive the correct value for bypass capacitor for CMOS logic to ensure proper operation. It also highlighted some pointers for designing system with multiple voltage requirements.

#### Reference

- 1. H8/38024 Series, H8/38024F-ZTAT<sup>TM</sup> Hardware Manual
- 2. Renesas Interface IC, HD26/29/75/151 Series Data Book
- 3. www.ednmag.com
- 4. <u>www.embedded.com</u>
- 5. <u>www.idt.com</u>



# PRELIMINARY H8/300L Hardware Interface Technique to IO Ports (HWio)

# **Revision Record**

	Date	Descripti	on	
Rev.		Page	Summary	
1.00	Sep.03	-	First edition issued	

PRELIMINARY



Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.