

# RX140 Group, RX210 Group

## Differences Between the RX140 Group and the RX210 Group

---

### Introduction

This application note is intended as a reference to points of difference between the peripheral functions, I/O registers, and pin functions of the RX140 Group and RX210 Group, as well as a guide to key points to consider when migrating between the two groups.

Unless specifically otherwise noted, the information in this application note applies to the 80-pin package version of the RX140 Group and the 145-pin package version of the RX210 Group (chip version B) as the maximum specifications. To confirm details of differences in the specifications of the electrical characteristics, usage notes, and setting procedures, refer to the User's Manual: Hardware of the products in question.

### Target Devices

RX140 Group and RX210 Group

## Contents

|  |     |
|--|-----|
| 1. Comparison of Built-In Functions of RX140 Group and RX210 Group ..... | 4   |
| 2. Comparative Overview of Specifications .....                          | 6   |
| 2.1 CPU .....  | 6   |
| 2.2 Operating Modes .....  | 7   |
| 2.3 Address Space .....  | 8   |
| 2.4 Resets .....   | 9   |
| 2.5 Option-Setting Memory .....  | 10  |
| 2.6 Voltage Detection Circuit .....                                      | 12  |
| 2.7 Clock Generation Circuit .....                                       | 18  |
| 2.8 Clock Frequency Accuracy Measurement Circuit .....                   | 22  |
| 2.9 Low Power Consumption .....  | 25  |
| 2.10 Register Write Protection Function .....                            | 33  |
| 2.11 Exception Handling .....  | 34  |
| 2.12 Interrupt Controller .....  | 35  |
| 2.13 Buses .....   | 37  |
| 2.14 Data Transfer Controller .....                                      | 39  |
| 2.15 Event Link Controller .....   | 42  |
| 2.16 I/O Ports .....   | 45  |
| 2.17 Multi-Function Pin Controller .....                                 | 49  |
| 2.18 Port Output Enable 2 .....  | 70  |
| 2.19 Compare Match Timer .....   | 71  |
| 2.20 Realtime Clock .....  | 72  |
| 2.21 Independent Watchdog Timer .....                                    | 75  |
| 2.22 Serial Communications Interface .....                               | 78  |
| 2.23 I <sup>2</sup> C Bus Interface .....                                | 86  |
| 2.24 Serial Peripheral Interface .....                                   | 87  |
| 2.25 12-Bit A/D Converter .....  | 90  |
| 2.26 D/A Converter .....   | 96  |
| 2.27 Temperature Sensor .....  | 97  |
| 2.28 Comparator B .....  | 98  |
| 2.29 RAM .....   | 100 |
| 2.30 Flash Memory .....  | 101 |
| 2.31 Packages .....  | 105 |
| 3. Comparison of Pin Functions .....                                     | 106 |
| 3.1 80-Pin Package .....   | 106 |
| 3.2 64-Pin Package .....   | 109 |
| 3.3 48-Pin Package .....   | 112 |
| 4. Important Information when Migrating Between MCUs .....               | 114 |

|        |   |     |
|--------|---|-----|
| 4.1    | Notes on Functional Design .....  | 114 |
| 4.1.1  | VCL Pin (External Capacitor) .....  | 114 |
| 4.1.2  | Transition to Boot Mode (FINE Interface) .....  | 114 |
| 4.1.3  | Mode Setting Pins .....   | 114 |
| 4.1.4  | User Boot Mode.....   | 114 |
| 4.1.5  | Clock Frequency Settings .....  | 114 |
| 4.1.6  | PLL Circuit.....  | 114 |
| 4.1.7  | All-Module Clock Stop Mode .....  | 114 |
| 4.1.8  | Exception Vector Table .....  | 115 |
| 4.1.9  | Endian Settings .....   | 115 |
| 4.1.10 | Restrictions on Compare Function .....  | 115 |
| 4.1.11 | Eliminating I <sup>2</sup> C Bus Interface Noise .....                                | 115 |
| 4.1.12 | MOSCWTCR Register .....   | 115 |
| 4.1.13 | Initialization of Port Direction Register (PDR) .....                                 | 115 |
| 4.1.14 | Scan Conversion Time of 12-Bit A/D Converter.....                                     | 115 |
| 4.1.15 | Note on Operating Frequency and Voltage Ranges in Operating Power Control Modes ..... | 116 |
| 4.1.16 | Differences Among Chip Versions .....   | 117 |
| 5.     | Reference Documents .....   | 118 |
|        | Revision History .....  | 120 |

## 1. Comparison of Built-In Functions of RX140 Group and RX210 Group

A comparison of the built-in functions of the RX140 Group and RX210 Group is provided below. For details of the functions, see section 2, Comparative Overview of Specifications and section 5, Reference Documents.

Table 1.1 is a comparison of built-in functions of RX140 Group and RX210 Group.

**Table 1.1 Comparison of Built-In Functions of RX140 Group and RX210 Group**

| Function   | RX210 | RX140 |
|--|-------|-------|
| <a href="#">CPU</a>  |       | ●     |
| <a href="#">Operating modes</a>  |       | ■     |
| <a href="#">Address space</a>  |       | ▲     |
| <a href="#">Resets</a>   |       | ■     |
| <a href="#">Option-setting memory (OFSM)</a>   |       | ▲     |
| <a href="#">Voltage detection circuit (LVDAa): RX210, (LVDAb): RX140</a>                       |       | ■/▲   |
| <a href="#">Clock generation circuit</a>   |       | ●/▲   |
| <a href="#">Clock frequency accuracy measurement circuit</a>                                   |       | ●/▲   |
| <a href="#">Low power consumption</a>  |       | ■/▲   |
| <a href="#">Register write protection function</a>   |       | ●/▲   |
| <a href="#">Exception handling</a>   |       | ●     |
| <a href="#">Interrupt controller (ICUb)</a>  |       | ●/■   |
| <a href="#">Buses</a>  |       | ●/■   |
| DMA controller (DMACA)   | ○     | ×     |
| <a href="#">Data transfer controller (DTCa): RX210, (DTCb): RX140</a>                          |       | ●     |
| <a href="#">Event link controller (ELC)</a>  |       | ■     |
| <a href="#">I/O ports</a>  |       | ■/▲   |
| <a href="#">Multi-function pin controller (MPC)</a>  |       | ●/▲   |
| Multi-function timer pulse unit 2 (MTU2a)  | ○     |       |
| <a href="#">Port output enable 2 (POE2a)</a>   |       | ■     |
| 16-bit timer pulse unit (TPUa)   | ○     | ×     |
| 8-bit timer (TMR): RX210, (TMRa): RX140  | ○     |       |
| <a href="#">Compare match timer (CMT)</a>  |       | ■     |
| <a href="#">Realtime clock (RTCB): RX140, (RTCb): RX210</a>                                    |       | ●     |
| Low-power timer (LPTa)   | ×     | ○     |
| Watchdog timer (WDTA)  | ○     | ×     |
| <a href="#">Independent watchdog timer (IWDTa)</a>   |       | ▲     |
| <a href="#">Serial communications interface (SGIa, SCIk, SCIh): RX140, (SCIc, SCId): RX210</a> |       | ●/▲   |
| <a href="#">I<sup>2</sup>C bus interface (RIICa): RX140, (RIIC): RX210</a>                     |       | ▲     |
| CAN module (RSCAN)   | ×     | ○     |
| <a href="#">Serial peripheral interface (RSPIC): RX140, (RSPi): RX210</a>                      |       | ■/▲   |
| CRC calculator (CRC)   |       | ○     |
| Capacitive touch sensing unit (CTSU2SL, CTSU2L)  | ×     | ○     |
| AESA   | ×     | ○     |
| RNGA   | ×     | ○     |
| <a href="#">12-bit A/D converter (S12ADE): RX140, (S12ADb): RX210</a>                          |       | ●/▲   |
| <a href="#">D/A converter (DAa): RX140, (DA): RX210</a>  |       | ●/▲   |
| <a href="#">Temperature sensor (TEMPSA): RX140, (TEMPSa): RX210</a>                            |       | ▲     |
| Comparator A (CMPA)  | ○     | ×     |
| <a href="#">Comparator B (CMPBa): RX140, (CMPB): RX210</a>                                     |       | ●     |
| Data operation circuit (DOC)   |       | ○     |
| <a href="#">RAM</a>  |       | ▲     |

| Function   | RX210 | RX140 |
|--|-------|-------|
| <a href="#">E2 DataFlash (flash memory for data storage) (RX210)</a> |       | ▲     |
| <a href="#">ROM (flash memory for code storage) (RX210)</a>          |       |       |
| <a href="#">Flash memory (FLASH) (RX140)</a>                         |       |       |
| <a href="#">Packages</a>   |       | ▲     |

○: Available, ✕: Unavailable, ●: Differs due to added functionality,

▲: Differs due to change in functionality, ■: Differs due to removed functionality.

## 2. Comparative Overview of Specifications

This section presents a comparative overview of specifications, including registers.

In the comparative overview, **red text** indicates functions which are included only in one of the MCU groups and also functions for which the specifications differ between the two groups.

In the register comparison, **red text** indicates differences in specifications for registers that are included in both groups and **black text** indicates registers which are included only in one of the MCU groups. Differences in register specifications are not listed.

### 2.1 CPU

Table 2.1 is a comparative overview of CPU.

**Table 2.1 Comparative Overview of CPU**

| Item | RX210  | RX140  |
|------|--|--|
| CPU  | <ul style="list-style-type: none"> <li>• Maximum operating frequency: 50 MHz</li> <li>• 32-bit RX CPU</li> <li>• Minimum instruction execution time: One instruction per clock cycle</li> <li>• Address space: 4 GB, linear</li> <li>• Register set of the CPU               <ul style="list-style-type: none"> <li>— General purpose: Sixteen 32-bit registers</li> <li>— Control: Eight 32-bit registers</li> <li>— Accumulator: One 64-bit register</li> </ul> </li> <li>• Basic instructions: 73</li> <br/> <li>• DSP instructions: 9</li> <li>• Addressing modes: 10</li> <li>• Data arrangement               <ul style="list-style-type: none"> <li>— Instructions: Little endian</li> <li>— Data: Selectable between little endian or big endian</li> </ul> </li> <li>• On-chip 32-bit multiplier: 32 × 32 → 64 bits</li> <li>• On-chip divider: 32 / 32 → 32 bits</li> <li>• Barrel shifter: 32 bits</li> </ul> | <ul style="list-style-type: none"> <li>• Maximum operating frequency: <b>48 MHz</b></li> <li>• 32-bit RX CPU (<b>RXv2</b>)</li> <li>• Minimum instruction execution time: One instruction per clock cycle</li> <li>• Address space: 4 GB, linear</li> <li>• Register set of the CPU               <ul style="list-style-type: none"> <li>— General purpose: Sixteen 32-bit registers</li> <li>— Control: <b>Ten</b> 32-bit registers</li> <li>— Accumulator: <b>Two 72-bit</b> registers</li> </ul> </li> <li>• Basic instructions: <b>75</b>, variable-length instruction format</li> <li>• <b>Floating point instructions: 11</b></li> <li>• DSP instructions: <b>23</b></li> <li>• Addressing modes: <b>11</b></li> <li>• Data arrangement               <ul style="list-style-type: none"> <li>— Instructions: Little endian</li> <li>— Data: Selectable between little endian or big endian</li> </ul> </li> <li>• On-chip 32-bit multiplier: 32 × 32 → 64 bits</li> <li>• On-chip divider: 32 / 32 → 32 bits</li> <li>• Barrel shifter: 32 bits</li> </ul> |
| FPU  | —  | <ul style="list-style-type: none"> <li>• <b>Single-precision floating-point (32 bits)</b></li> <li>• <b>Data types and floating-point exceptions conform to IEEE 754 standard</b></li> </ul>   |

## 2.2 Operating Modes

Table 2.2 is a comparative overview of operating modes, and Table 2.3 is a comparison of operating mode registers.

**Table 2.2 Comparative Overview of Operating Modes**

| Item   | RX210                              | RX140                      |
|--|------------------------------------|----------------------------|
| Operating modes specified by mode setting pins | Single-chip mode                   | Single-chip mode           |
|  | Boot mode                          | Boot mode (SCI interface)  |
|  | User boot mode                     | Boot mode (FINE interface) |
| Operating modes selected by register settings  | Single-chip mode                   | —                          |
|  | On-chip ROM disabled extended mode | —                          |
|  | On-chip ROM enabled extended mode  | —                          |

**Table 2.3 Comparison of Operating Mode Registers**

| Register | Bit | RX210                     | RX140 |
|----------|-----|---------------------------|-------|
| MDSR     | —   | Mode status register      | —     |
| SYSCR0   | —   | System control register 0 | —     |

### 2.3 Address Space

Figure 2.1 is a comparative memory map of single-chip mode.




Figure 2.1 Comparative Memory Map of Single-Chip Mode



## 2.4 Resets

Table 2.4 is a comparative overview of resets, and Table 2.5 is a comparison of reset-related registers.

**Table 2.4 Comparative Overview of Resets**

| Item                             | RX210  | RX140  |
|----------------------------------|--|--|
| RES# pin reset                   | Voltage input to the RES# pin is driven low.                         | Voltage input to the RES# pin is driven low.                         |
| Power-on reset                   | VCC rises (voltage detection: VPOR).                                 | VCC rises (voltage detection: VPOR).                                 |
| Voltage monitoring 0 reset       | VCC falls (voltage detection: Vdet0).                                | VCC falls (voltage detection: Vdet0).                                |
| Voltage monitoring 1 reset       | VCC falls (voltage detection: Vdet1).                                | VCC falls (voltage detection: Vdet1).                                |
| Voltage monitoring 2 reset       | VCC falls (voltage detection: Vdet2).                                | VCC falls (voltage detection: Vdet2).                                |
| Deep software standby reset      | Deep software standby mode is canceled by an interrupt.              | —  |
| Independent watchdog timer reset | The independent watchdog timer underflows or a refresh error occurs. | The independent watchdog timer underflows or a refresh error occurs. |
| Watchdog timer reset             | Watchdog timer underflow, or refresh error                           | —  |
| Software reset                   | Register setting   | Register setting   |

**Table 2.5 Comparison of Reset-Related Registers**

| Register | Bit     | RX210                                   | RX140 |
|----------|---------|---|-------|
| RSTSR0   | DPSRSTF | Deep software standby reset detect flag | —     |
| RSTSR2   | WDTRF   | Watchdog timer reset detect flag        | —     |

### 2.5 Option-Setting Memory

Figure 2.2 is a comparison of option-setting memory areas, and Table 2.6 is a comparison of option-setting memory registers.




Figure 2.2 Comparison of Option-Setting Memory Areas

Table 2.6 Comparison of Option-Setting Memory Registers

| Register                                  | Bit           | RX210 (OFSM)  | RX140 (OFSM)  |
|---|---------------|---|---|
| OFS0                                      | IWDTTOPS[1:0] | IWDT timeout period select bits<br><br>b3 b2<br>0 0: 1,024 cycles (03FFh)<br>0 1: 4,096 cycles (0FFFh)<br>1 0: 8,192 cycles (1FFFh)<br>1 1: 16,384 cycles (3FFFh)                                       | IWDT timeout period select bits<br><br>b3 b2<br>0 0: 128 cycles (007Fh)<br>0 1: 512 cycles (01FFh)<br>1 0: 1,024 cycles (03FFh)<br>1 1: 2,048 cycles (07FFh)          |
|   | IWDTSLCSTP    | IWDT sleep mode count stop control bit<br><br>0: Counting stop is disabled.<br>1: Counting stop is enabled when entering sleep, software standby, deep software standby, or all-module clock stop mode. | IWDT sleep mode count stop control bit<br><br>0: Counting stop is disabled.<br>1: Counting stop is enabled when entering sleep, software standby, or deep sleep mode. |
|   | WDTSTRT       | WDT start mode select bit   | —   |
|   | WDTTOPS[1:0]  | WDT timeout period select bits  | —   |
|   | WDTCKS[3:0]   | WDT clock frequency division ratio select bits  | —   |
|   | WDTRPES[1:0]  | WDT window end position select bits   | —   |
|   | WDTRPSS[1:0]  | WDT window start position select bits   | —   |
|   | WDTRSTIRQS    | WDT reset interrupt request select bit  | —   |
| OFS1                                      | VDSEL[1:0]    | Voltage detection 0 level select bits<br><br>b1 b0<br>0 0: 3.80 V is selected<br>0 1: 2.80 V is selected<br>1 0: 1.90 V is selected<br>1 1: 1.72 V is selected  | Voltage detection 0 level select bits<br><br>b1 b0<br>0 0: 3.85 V is selected<br>0 1: 2.85 V is selected<br>1 0: 2.53 V is selected<br>1 1: 1.90 V is selected        |
|   | FASTSTUP      | —   | Power-on fast startup time bit  |
|   | HOCOFREQ[1:0] | —   | HOCO frequency selection bits   |
| MDEB<br>MDES<br>(RX210)<br>MDE<br>(RX140) | —             | Endian select register B<br>Endian select register S  | Endian select register  |

## 2.6 Voltage Detection Circuit

Table 2.7 is a comparative overview of the voltage detection circuits, and Table 2.8 is a comparison of voltage detection circuit registers.

**Table 2.7 Comparative Overview of Voltage Detection Circuits**

| Item           |                   | RX210 (LVDAb)                                       |  |  | RX140 (LVDAb)                                       |  |  |
|----------------|-------------------|---|--|--|---|--|--|
|                |                   | Voltage Monitoring 0                                | Voltage Monitoring 1   | Voltage Monitoring 2   | Voltage Monitoring 0                                | Voltage Monitoring 1   | Voltage Monitoring 2   |
| VCC monitoring | Monitored voltage | Vdet0   | Vdet1  | Vdet2  | Vdet0   | Vdet1  | Vdet2  |
|                | Detection target  | When voltage drops below Vdet0                      | When voltage rises above or drops past Vdet1                                 | When voltage rises above or drops past Vdet2<br>Switching between VCC and the voltage input on the CMPA2 pin can be accomplished using the LVCMPCR.E XVCCINP2 bit. | When voltage drops below Vdet0                      | When voltage rises above or drops past Vdet1                                 | When voltage rises above or drops past Vdet2<br>Switching between VCC and the voltage input on the CMPA2 pin can be accomplished using the LVCMPCR.E XVCCINP2 bit. |
|                | Detection voltage | Selectable from four levels using the OFS1 register | Selectable from 16 levels using LVDLVLR.L VD1LVL[3:0] bits                   | <b>Varies according to whether VCC or the CMPA2 pin input voltage is selected.</b><br>Selectable from 16 levels using LVDLVLR.LV D2LVL[3:0] bits                   | Selectable from four levels using the OFS1 register | Selectable from 14 levels using LVDLVLR.L VD1LVL[3:0] bits                   | Selectable from <b>four</b> levels using LVDLVLR.LV D2LVL[1:0] bits  |
|                | Monitoring flags  | —   | LVD1SR.LV D1MON flag: Monitors whether voltage is higher or lower than Vdet1 | LVD2SR.LVD 2MON flag: Monitors whether voltage is higher or lower than Vdet2   | —   | LVD1SR.LV D1MON flag: Monitors whether voltage is higher or lower than Vdet1 | LVD2SR.LVD 2MON flag: Monitors whether voltage is higher or lower than Vdet2   |
|                |                   |   | LVD1SR.LV D1DET flag: Vdet1 passage detection                                | LVD2SR.LVD 2DET flag: Vdet2 passage detection  |   | LVD1SR.LV D1DET flag: Vdet1 passage detection                                | LVD2SR.LVD 2DET flag: Vdet2 passage detection  |

| Item                         |                          | RX210 (LVDAb)   |  |  | RX140 (LVDAb)   |  |   |
|------------------------------|--------------------------|---|--|--|---|--|---|
|                              |                          | Voltage Monitoring 0  | Voltage Monitoring 1   | Voltage Monitoring 2   | Voltage Monitoring 0  | Voltage Monitoring 1   | Voltage Monitoring 2  |
| Voltage detection processing | Reset                    | Voltage monitoring 0 reset  | Voltage monitoring 1 reset   | Voltage monitoring 2 reset   | Voltage monitoring 0 reset  | Voltage monitoring 1 reset   | Voltage monitoring 2 reset  |
|                              |                          | Reset when Vdet0 > VCC:<br>CPU restart timing after specified time with VCC > Vdet0 | Reset when Vdet1 > VCC:<br>CPU restart timing selectable between after specified time with VCC > Vdet1 or Vdet1 > VCC  | Reset when Vdet2 > VCC:<br>CPU restart timing selectable between after specified time with VCC > Vdet2 or Vdet2 > VCC  | Reset when Vdet0 > VCC:<br>CPU restart timing after specified time with VCC > Vdet0 | Reset when Vdet1 > VCC:<br>CPU restart timing selectable between after specified time with VCC > Vdet1 or Vdet1 > VCC  | Reset when Vdet2 > VCC or <b>CMPA2 pin</b> :<br>CPU restart timing selectable among after specified time with VCC or <b>CMPA2 pin</b> > Vdet2 or after specified time with Vdet2 > VCC or <b>CMPA2 pin</b>  |
|                              | Interrupts               | —   | Voltage monitoring 1 interrupt<br><br>Selectable between non-maskable or maskable interrupt<br><br>Interrupt request issued when Vdet1 > VCC, VCC > Vdet1, or both | Voltage monitoring 2 interrupt<br><br>Selectable between non-maskable or maskable interrupt<br><br>Interrupt request issued when Vdet2 > VCC, VCC > Vdet2, or both | —   | Voltage monitoring 1 interrupt<br><br>Selectable between non-maskable or maskable interrupt<br><br>Interrupt request issued when Vdet1 > VCC, VCC > Vdet1, or both | Voltage monitoring 2 interrupt<br><br>Selectable between non-maskable or maskable interrupt<br><br>Interrupt request issued when Vdet2 > VCC or <b>CMPA2 pin</b> , VCC or <b>CMPA2 pin</b> > Vdet2, or both |
| Digital filter               | Enable/disable switching | <b>Digital filter function not available.</b>                                       | <b>Available</b>   | <b>Available</b>   | —   | —  | —   |
|                              | Sampling time            | —   | <b>1/n LOCO frequency × 2 (n: 1, 2, 4, 8)</b>  | <b>1/n LOCO frequency × 2 (n: 1, 2, 4, 8)</b>  | —   | —  | —   |
| Event link function          |                          | —   | Available: Event output at Vdet1 passage detection   | Available: Event output at Vdet1 passage detection   | —   | Available: Event output at Vdet1 passage detection   | —   |

**Table 2.8 Comparison of Voltage Detection Circuit Registers**

| Register         | Bit        | RX210 (LVDA <b>b</b> )  | RX140 (LVDA <b>b</b> )  |
|------------------|------------|---|---|
| LVD1CR1          | —          | Voltage monitoring 1 circuit/<br><b>comparator A1</b> control register 1  | Voltage monitoring 1 circuit control register 1   |
| LVD1SR           | —          | Voltage monitoring 1 circuit/<br><b>comparator A1</b> status register   | Voltage monitoring 1 circuit status register  |
| LVD2CR1          | —          | Voltage monitoring 2 circuit/<br><b>comparator A2</b> control register 1  | Voltage monitoring 2 circuit control register 1   |
| LVD2SR           | —          | Voltage monitoring 2 circuit/<br><b>comparator A2</b> status register   | Voltage monitoring 2 circuit status register  |
| LVCMP <b>C</b> R | —          | Voltage monitoring circuit/<br><b>comparator A</b> control register   | Voltage monitoring circuit control register   |
|                  | EXVREFINP1 | Comparator A1 reference voltage external input select bit   | —   |
|                  | EXVCCINP1  | Comparator A1 comparison voltage external input select bit  | —   |
|                  | EXVREFINP2 | Comparator A2 reference voltage external input select bit   | —   |
|                  | EXVCCINP2  | <b>Comparator A2 comparison voltage external input select bit</b>   | <b>Voltage detection 2 comparison voltage external input select bit</b>   |
|                  | LVD1E      | Voltage detection 1/ <b>comparator A1</b> enable bit<br><br>0: Voltage detection 1/ <b>comparator A1</b> circuit disabled<br>1: Voltage detection 1/ <b>comparator A1</b> circuit enabled | Voltage detection 1 enable bit<br><br>0: Voltage detection 1 circuit disabled<br>1: Voltage detection 1 circuit enabled |
|                  | LVD2E      | Voltage detection 2/ <b>comparator A2</b> enable bit<br><br>0: Voltage detection 2/ <b>comparator A2</b> circuit disabled<br>1: Voltage detection 2/ <b>comparator A2</b> circuit enabled | Voltage detection 2 enable bit<br><br>0: Voltage detection 2 circuit disabled<br>1: Voltage detection 2 circuit enabled |

| Register | Bit          | RX210 (LVDAb)  | RX140 (LVDAb)  |
|----------|--------------|--|--|
| LVDLVL   | LVD1LVL[3:0] | Voltage detection 1 level select bits<br>(Standard voltage during drop in<br>voltage)<br><br>b3 b0<br>0 0 0 0: 4.15 V<br>0 0 0 1: 4.00 V<br>0 0 1 0: 3.85 V<br>0 0 1 1: 3.70 V<br>0 1 0 0: 3.55 V<br>0 1 0 1: 3.40 V<br>0 1 1 0: 3.25 V<br>0 1 1 1: 3.10 V<br>1 0 0 0: 2.95 V<br>1 0 0 1: 2.80 V<br>1 0 1 0: 2.65 V<br>1 0 1 1: 2.50 V<br>1 1 0 0: 2.35 V<br>1 1 0 1: 2.20 V<br>1 1 1 0: 2.05 V<br>1 1 1 1: 1.90 V<br>Settings other than the above are<br>prohibited. | Voltage detection 1 level select bits<br>(Standard voltage during drop in<br>voltage)<br><br>b3 b0<br>0 0 0 0: 4.29 V<br>0 0 0 1: 4.16 V<br>0 0 1 0: 4.03 V<br>0 0 1 1: 3.86 V<br>0 1 0 0: 3.10 V<br>0 1 0 1: 3.00 V<br>0 1 1 0: 2.90 V<br>0 1 1 1: 2.80 V<br>1 0 0 0: 2.68 V<br>1 0 0 1: 2.59 V<br>1 0 1 0: 2.48 V<br>1 0 1 1: 2.20 V<br>1 1 0 0: 1.96 V<br>1 1 0 1: 1.86 V<br>Settings other than the above are<br>prohibited. |

| Register | Bit  | RX210 (LVDA <b>b</b> )  | RX140 (LVDA <b>b</b> )   |
|----------|--|---|--|
| LVDLVLR  | LVD2LVL[3:0]<br>(RX210)<br>LVD2LVL[1:0]<br>(RX140) | <p>Voltage detection 2 level select bits<br/>(Standard voltage during drop in<br/>voltage)<br/>(b7 to b4)</p> <p>(When LVCMPCR.EXVCCINP2 = 0<br/>(VCC selected))<br/>b7 b4<br/>0 0 0 0: 4.15 V<br/>0 0 0 1: 4.00 V<br/>0 0 1 0: 3.85 V<br/>0 0 1 1: 3.70 V<br/>0 1 0 0: 3.55 V<br/>0 1 0 1: 3.40 V<br/>0 1 1 0: 3.25 V<br/>0 1 1 1: 3.10 V<br/>1 0 0 0: 2.95 V<br/>1 0 0 1: 2.80 V<br/>1 0 1 0: 2.65 V<br/>1 0 1 1: 2.50 V<br/>1 1 0 0: 2.35 V<br/>1 1 0 1: 2.20 V<br/>1 1 1 0: 2.05 V<br/>1 1 1 1: 1.90 V</p> <p>(When LVCMPCR.EXVCCINP2 = 1<br/>(CMPA2 selected))<br/>b7 b4<br/>0 0 0 1: 1.33 V<br/>Settings other than the above are<br/>prohibited.</p> | <p>Voltage detection 2 level select bits<br/>(Standard voltage during drop in<br/>voltage)<br/>(b5, b4)</p> <p>b5 b4<br/>0 0: 4.32 V<br/>0 1: 4.17 V<br/>1 0: 4.03 V<br/>1 1: 3.84 V</p> |
| LVD1CR0  | —  | Voltage monitoring 1 circuit/<br>comparator A1 control register 0   | Voltage monitoring 1 circuit control<br>register 0   |
|          | LVD1RIE  | Voltage monitoring 1/comparator A1<br>interrupt/reset enable bit  | Voltage monitoring 1 interrupt/reset<br>enable bit   |
|          | LVD1DFDIS  | Voltage monitoring 1/comparator A1<br>digital filter disable mode select bit  | —  |
|          | LVD1CMPE   | Voltage monitoring 1 circuit/<br>comparator A1 comparison result<br>output enable bit   | Voltage monitoring 1 circuit<br>comparison result output enable bit  |
|          | LVD1FSAMP<br>[1:0]                                 | Sampling clock select bits  | —  |
|          | LVD1RI   | Voltage monitoring 1 circuit/<br>comparator A1 mode select bit  | Voltage monitoring 1 circuit mode<br>select bit  |
|          | LVD1RN   | Voltage monitoring 1/comparator A1<br>reset negation select bit   | Voltage monitoring 1 reset negation<br>select bit  |



| Register | Bit             | RX210 (LVDAb)   | RX140 (LVDAb)  |
|----------|-----------------|---|--|
| LVD2CR0  | —               | Voltage monitoring 2 circuit/<br><b>comparator A2</b> control register 0                  | Voltage monitoring 2 circuit control register 0                  |
|          | LVD2RIE         | Voltage monitoring 2/ <b>comparator A2</b> interrupt/reset enable bit                     | Voltage monitoring 2 interrupt/reset enable bit                  |
|          | LVD2DFDIS       | Voltage monitoring 2/comparator A2 digital filter disable mode select bit                 | —  |
|          | LVD2CMPE        | Voltage monitoring 2 circuit/<br><b>comparator A2</b> comparison result output enable bit | Voltage monitoring 2 circuit comparison result output enable bit |
|          | LVD2FSAMP [1:0] | Sampling clock select bits  | —  |
| LVD2CR0  | LVD2RI          | Voltage monitoring 2 circuit/<br><b>comparator A2</b> mode select bit                     | Voltage monitoring 2 circuit mode select bit                     |
|          | LVD2RN          | Voltage monitoring 2/ <b>comparator A2</b> reset negation select bit                      | Voltage monitoring 2 reset negation select bit                   |

## 2.7 Clock Generation Circuit

Table 2.9 is a comparative overview of the clock generation circuits, and Table 2.10 is a comparison of clock generation circuit registers.

**Table 2.9 Comparative Overview of Clock Generation Circuits**

| Item                | RX210  | RX140  |
|---------------------|--|--|
| Use                 | <ul style="list-style-type: none"> <li>Generates the system clock (ICLK) to be supplied to the CPU, <b>DMAC</b>, DTC, ROM, and RAM.</li> <li>Of the peripheral module clocks (PCLKB and PCLKD) supplied to the peripheral modules, PCLKD is the operating clock for the S12AD, and PCLKB is the operating clock for modules other than S12AD.</li> <li>Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.</li> <li>Generates the external bus clock (<b>BCLK</b>) to be supplied to the external bus.</li> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC.</li> <li>Generates the RTC-dedicated sub-clock (RTCSCCLK) to be supplied to the RTC.</li> <li>Generates the IWDTC-dedicated clock (IWDTCCLK) to be supplied to the IWDTC.</li> </ul> | <ul style="list-style-type: none"> <li>Generates the system clock (ICLK) to be supplied to the CPU, DTC, ROM, and RAM.</li> <li>Of the peripheral module clocks (PCLKB and PCLKD) supplied to the peripheral modules, PCLKD is the operating clock for the S12AD, and PCLKB is the operating clock for modules other than S12AD.</li> <li>Generates the FlashIF clock (FCLK) to be supplied to the FlashIF.</li> <li>Generates the CAC clock (CACCLK) to be supplied to the CAC.</li> <li>Generates the CAN clock (<b>CANMCLK</b>) to be supplied to the CAN.</li> <li>Generates the RTC-dedicated sub-clock (RTCSCCLK) to be supplied to the RTC.</li> <li>Generates the IWDTC-dedicated clock (IWDTCCLK) to be supplied to the IWDTC.</li> <li>Generates the LPT clock (<b>LPTCLK</b>) to be supplied to the LPT.</li> </ul> |
| Operating frequency | <ul style="list-style-type: none"> <li>ICLK: 50 MHz (max.)</li> <li>PCLKB: 32 MHz (max.)</li> <li>PCLKD: 54 MHz (max.)</li> <li>FCLK: <ul style="list-style-type: none"> <li>4 MHz to 32 MHz (for programming and erasing the ROM and E2 DataFlash)</li> <li>32 MHz (max.) (for reading from the E2 DataFlash)</li> </ul> </li> <li><b>BCLK: 25 MHz (max.)</b></li> <li><b>BCLK pin output: 12.5 MHz (max.)</b></li> <li>CACCLK: Same as clock from respective oscillators</li> <li>RTCSCCLK: 32.768 kHz</li> <li>IWDTCCLK: 125 kHz</li> </ul>   | <ul style="list-style-type: none"> <li>ICLK: <b>48 MHz (max.)</b></li> <li>PCLKB: 32 MHz (max.)</li> <li>PCLKD: <b>48 MHz (max.)</b></li> <li>FCLK: <ul style="list-style-type: none"> <li><b>1 MHz to 48 MHz</b> (for programming and erasing the ROM and E2 DataFlash)</li> <li><b>48 MHz (max.)</b> (for reading from the E2 DataFlash)</li> </ul> </li> <li>CACCLK: Same as clock from respective oscillators</li> <li><b>CANMCLK: 20 MHz (max.)</b></li> <li>RTCSCCLK: 32.768 kHz</li> <li>IWDTCCLK: <b>15 kHz</b></li> <li><b>LPTCLK: Same as clock from selected oscillator</b></li> </ul>  |

| Item                                 | RX210   | RX140   |
|--------------------------------------|---|---|
| Main clock oscillator                | <ul style="list-style-type: none"> <li>Resonator frequency: 1 MHz to 20 MHz</li> <li>External clock input frequency: 20 MHz (max.)</li> <li>Connectable resonator or additional circuit: ceramic resonator, crystal</li> <li>Connection pins: EXTAL, XTAL</li> <li>Oscillation stop detection function: When a main clock oscillation stop is detected, the system clock source is switched to LOCO and MTU pin can be forcedly driven to high-impedance.</li> <li>Drive capacity switching function</li> </ul> | <ul style="list-style-type: none"> <li>Resonator frequency: 1 MHz to 20 MHz</li> <li>External clock input frequency: 20 MHz (max.)</li> <li>Connectable resonator or additional circuit: ceramic resonator, crystal</li> <li>Connection pins: EXTAL, XTAL</li> <li>Oscillation stop detection function: When a main clock oscillation stop is detected, the system clock source is switched to LOCO and MTU pin can be forcedly driven to high-impedance.</li> <li>Drive capacity switching function</li> </ul> |
| Sub-clock oscillator                 | <ul style="list-style-type: none"> <li>Resonator frequency: 32.768 kHz</li> <li>Connectable resonator or additional circuit: crystal</li> <li>Connection pin: XCIN, XCOU</li> <li>Drive capacity switching function</li> </ul>  | <ul style="list-style-type: none"> <li>Resonator frequency: 32.768 kHz</li> <li>Connectable resonator or additional circuit: crystal</li> <li>Connection pins: XCIN and XCOU</li> <li>Drive capacity switching function</li> </ul>  |
| PLL circuit                          | <ul style="list-style-type: none"> <li>Input clock source: Main clock</li> <li>Input pulse frequency division ratio: Selectable from 1, 2, and 4</li> <li>Input frequency: 4 MHz to 12.5 MHz</li> <li>Frequency multiplication ratio: Selectable from 8, 10, 12, 16, 20, 24, and 25</li> <li>VCO oscillation frequency: 50 MHz to 100 MHz</li> </ul>  | <ul style="list-style-type: none"> <li>Input clock source: Main clock</li> <li>Input pulse frequency division ratio: Selectable from 1, 2, and 4</li> <li>Input frequency: 4 MHz to <b>12 MHz</b></li> <li>Frequency multiplication ratio: Selectable from <b>4 to 12 (increments of 0.5)</b></li> <li>Oscillation frequency: <b>24 MHz to 48 MHz</b></li> </ul>  |
| High-speed on-chip oscillator (HOCO) | <ul style="list-style-type: none"> <li>Oscillation frequency: 32 MHz/<b>36.864 MHz/40 MHz/50 MHz</b></li> <li><b>HOCO power supply control</b></li> </ul>   | Oscillation frequency: <b>24 MHz, 32 MHz, 48 MHz</b>  |
| Low-speed on-chip oscillator (LOCO)  | Oscillation frequency: 125 kHz  | Oscillation frequency: <b>4 MHz</b>   |
| IWDT-dedicated on-chip oscillator    | Oscillation frequency: 125 kHz  | Oscillation frequency: <b>15 kHz</b>  |
| BCLK pin output control function     | <ul style="list-style-type: none"> <li><b>Selectable between BCLK clock output or high-level output.</b></li> <li><b>Output clock selectable between BCLK or BCLK/2.</b></li> </ul>   | —   |

Table 2.10 Comparison of Clock Generation Circuit Registers

| Register | Bit   | RX210  | RX140  |
|----------|---|--|--|
| SCKCR    | BCK[3:0]  | External bus clock (BCLK) select bits  | —  |
|          | PSTOP1  | BCLK pin output control bit  | —  |
| SCKCR3   | CKSEL[2:0]  | Clock source select bits<br><br><b>[Chip version A]</b><br>b10 b8<br>0 0 0: LOCO<br>0 0 1: HOCO<br>0 1 1: Sub-clock oscillator<br>1 0 0: PLL circuit<br><br><b>[Chip versions B and C]</b><br>b10 b8<br>0 0 0: LOCO<br>0 0 1: HOCO<br>0 1 0: Main clock oscillator<br>0 1 1: Sub-clock oscillator<br>1 0 0: PLL circuit<br>Settings other than above are prohibited. | Clock source select bits<br><br>b10 b8<br>0 0 0: LOCO<br>0 0 1: HOCO<br>0 1 0: Main clock oscillator<br>0 1 1: Sub-clock oscillator<br>1 0 0: PLL circuit<br>Settings other than above are prohibited.   |
| VRCCR    | —   | Voltage regulator control register   | —  |
| PLLCR    | STC[4:0]<br>(RX210)<br><b>STC[5:0]</b><br>(RX140) | Frequency multiplication factor select bits<br>b12 b8<br>0 0 1 1 1: ×8<br><br>0 1 0 0 1: ×10<br><br>0 1 0 1 1: ×12<br><br><br>0 1 1 1 1: ×16<br><br><br>1 0 0 1 1: ×20<br><br><br>1 0 1 1 1: ×24<br><b>1 1 0 0 0: ×25</b><br>Settings other than above are prohibited.   | Frequency multiplication factor select bits<br><b>b13 b8</b><br><b>0 0 0 1 1 1: ×4</b><br><b>0 0 1 0 0 0: ×4.5</b><br><b>0 0 1 0 0 1: ×5</b><br><b>0 0 1 0 1 0: ×5.5</b><br><b>0 0 1 0 1 1: ×6</b><br><b>0 0 1 1 0 0: ×6.5</b><br><b>0 0 1 1 0 1: ×7</b><br><b>0 0 1 1 1 0: ×7.5</b><br><b>0 0 1 1 1 1: ×8</b><br><b>0 1 0 0 0 0: ×8.5</b><br><b>0 1 0 0 0 1: ×9</b><br><b>0 1 0 0 1 0: ×9.5</b><br><b>0 1 0 0 1 1: ×10</b><br><b>0 1 0 1 0 0: ×10.5</b><br><b>0 1 0 1 0 1: ×11</b><br><b>0 1 0 1 1 0: ×11.5</b><br><b>0 1 0 1 1 1: ×12</b><br>Settings other than above are prohibited. |
| BCKCR    | —   | External bus clock control register  | —  |

| Register | Bit          | RX210  | RX140  |
|----------|--------------|--|--|
| SOSCCR   | SOSTP        | Sub-clock oscillator stop bit                                  | Sub-clock oscillator stop bit<br><br>This bit is not initialized by reset sources other than a power-on reset. |
|          |              | Initial value after a reset differs.                           |  |
| HOCOCCR2 | —            | High-speed on-chip oscillator control register 2               | —  |
| OSCOVFSR | —            | —  | Oscillation stabilization flag register  |
| MOSCWTCR | —            | —  | Main clock oscillator wait control register  |
| LOFCR    | —            | —  | Low-speed on-chip oscillator forced oscillation control register   |
| CKOCR    | —            | —  | CLKOUT output control register   |
| MOFCR    | MODRV[2:0]   | Main clock oscillator drive capability switch bits             | —  |
|          | MODRV21      | —  | Main clock oscillator drive capability switch bit  |
|          | MODRV2 [1:0] | Main clock oscillator drive capability switch 2 bits           | —  |
| LOCOTRR2 | —            | —  | Low-speed on-chip oscillator trimming register 2   |
| ILOCOTRR | —            | —  | IWDT-dedicated on-chip oscillator trimming register  |
| HOCOPCR  | —            | High-speed on-chip oscillator power supply control register    | —  |
| HOCOTRRn | —            | High-speed on-chip oscillator trimming register n (n = 0 to 3) | High-speed on-chip oscillator trimming register n (n = 0)  |
| PLLPCR   | —            | PLL power control register                                     | —  |
| SOMCR    | —            | —  | Sub-clock oscillator mode control register   |

## 2.8 Clock Frequency Accuracy Measurement Circuit

Table 2.11 is a comparative overview of clock frequency accuracy measurement circuits, and Table 2.12 is a comparison of clock frequency accuracy measurement circuit registers.

**Table 2.11 Comparative Overview of Clock Frequency Accuracy Measurement Circuits**

| Item                           | RX210 (CAC)  | RX140 (CAC)  |
|--------------------------------|--|--|
| Measurement target clocks      | <p>The frequency of the following clocks can be measured.</p> <ul style="list-style-type: none"> <li>• Clock output from main clock oscillator (main clock)</li> <li>• Clock output from sub-clock oscillator (sub-clock)</li> <li>• Clock output from high-speed on-chip oscillator (HOCO clock)</li> <li>• Clock output from low-speed on-chip oscillator (LOCO clock)</li> <li>• Clock output from IWDT-dedicated on-chip oscillator (IWDTCLK clock)</li> </ul> | <p>The frequency of the following clocks can be measured.</p> <ul style="list-style-type: none"> <li>• Main clock</li> <li>• Sub-clock</li> <li>• HOCO clock</li> <li>• LOCO clock</li> <li>• IWDT-dedicated clock</li> <li>• Peripheral module clock B (PCLKB)</li> </ul> |
| Measurement reference clocks   | —  | <ul style="list-style-type: none"> <li>• External clock input on CACREF pin</li> <li>• Main clock</li> <li>• Sub-clock</li> <li>• HOCO clock</li> <li>• LOCO clock</li> <li>• IWDT-dedicated clock (IWDTCLK)</li> <li>• Peripheral module clock B (PCLKB)</li> </ul>       |
| Selectable function            | Digital filter function  | Digital filter function  |
| Interrupt sources              | <ul style="list-style-type: none"> <li>• Measurement end interrupt</li> <li>• Frequency error interrupt</li> <li>• Overflow interrupt</li> </ul>   | <ul style="list-style-type: none"> <li>• Measurement end interrupt</li> <li>• Frequency error interrupt</li> <li>• Overflow interrupt</li> </ul>   |
| Low power consumption function | Ability to specify module stop state   | Ability to transition to module stop state   |

Table 2.12 Comparison of Clock Frequency Accuracy Measurement Circuit Registers

| Register | Bit       | RX210 (CAC)  | RX140 (CAC)   |
|----------|-----------|--|---|
| CACR1    | FMCS[2:0] | <p>Frequency measurement clock select bits</p> <p>[Chip version A]</p> <p>b3 b1</p> <p>0 0 1: Clock output from sub-clock oscillator</p> <p>0 1 0: Clock output from high-speed on-chip oscillator</p> <p>0 1 1: Clock output from low-speed on-chip oscillator</p> <p>1 0 0: Clock output from IWDT-dedicated on-chip oscillator</p> <p>[Chip versions B and C]</p> <p>b3 b1</p> <p>0 0 0: Clock output from main clock oscillator</p> <p>0 0 1: Clock output from sub-clock oscillator</p> <p>0 1 0: Clock output from high-speed on-chip oscillator</p> <p>0 1 1: Clock output from low-speed on-chip oscillator</p> <p>1 0 0: Clock output from IWDT-dedicated on-chip oscillator</p> <p>Settings other than the above are prohibited.</p> | <p>Measurement target clock select bits</p> <p>b3 b1</p> <p>0 0 0: Main clock</p> <p>0 0 1: Sub-clock</p> <p>0 1 0: HOCO clock</p> <p>0 1 1: LOCO clock</p> <p>1 0 0: IWDT-dedicated clock (IWDTCLK)</p> <p>1 0 1: Peripheral module clock B (PCLKB)</p> <p>Settings other than the above are prohibited.</p> |

| Register | Bit       | RX210 (CAC)  | RX140 (CAC)   |
|----------|-----------|--|---|
| CACR2    | RSCS[2:0] | <p>Reference signal generation clock select bits</p> <p>[Chip version A]<br/>b3 b1<br/>0 0 1: Clock output from sub-clock oscillator<br/>0 1 0: Clock output from high-speed on-chip oscillator<br/>0 1 1: Clock output from low-speed on-chip oscillator<br/>1 0 0: Clock output from IWDT-dedicated on-chip oscillator</p> <p>[Chip versions B and C]<br/>b3 b1<br/>0 0 0: Clock output from main clock oscillator<br/>0 0 1: Clock output from sub-clock oscillator<br/>0 1 0: Clock output from high-speed on-chip oscillator<br/>0 1 1: Clock output from low-speed on-chip oscillator<br/>1 0 0: Clock output from IWDT-dedicated on-chip oscillator<br/>Settings other than the above are prohibited.</p> | <p>Measurement reference clock select bits</p> <p>b3 b1<br/>0 0 0: Main clock<br/>0 0 1: Sub-clock<br/>0 1 0: HOCO clock<br/>0 1 1: LOCO clock<br/>1 0 0: IWDT-dedicated clock (IWDTCLK)<br/>1 0 1: Peripheral module clock B (PCLKB)<br/>Settings other than the above are prohibited.</p> |



## 2.9 Low Power Consumption

Table 2.13 is a comparative overview of the low power consumption functions, Table 2.14 is a comparison of procedures for entering and exiting low power consumption registers modes and operating states in each mode, and Table 2.15 is a comparison of low power consumption registers.

**Table 2.13 Comparative Overview of Low Power Consumption Functions**

| Item  | RX210   | RX140   |
|---|---|---|
| Reducing power consumption by switching clock signals | The frequency division ratio can be set independently for the system clock (ICLK), peripheral module clock (PCLKB), S12AD clock (PCLKD), <b>external bus clock (BCLK)</b> , and FlashIF clock (FCLK).   | The frequency division ratio can be set independently for the system clock (ICLK), peripheral module clock (PCLKB), S12AD clock (PCLKD), and FlashIF clock (FCLK).  |
| BCLK output control function                          | <b>BCLK output or high-level output can be selected.</b>  | —   |
| Module stop function                                  | Each peripheral module can be stopped independently by the module stop control register.  | Each peripheral module can be stopped independently by the module stop control register.  |
| Function for transition to low power consumption mode | Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.   | Transition to a low power consumption mode in which the CPU, peripheral modules, or oscillators are stopped is enabled.   |
| Low power consumption modes                           | <ul style="list-style-type: none"> <li>Sleep mode</li> <li><b>All-module clock stop mode</b></li> <li>Software standby mode</li> <li><b>Deep software standby mode</b></li> </ul>   | <ul style="list-style-type: none"> <li>Sleep mode</li> <li><b>Deep sleep mode</b></li> <li>Software standby mode</li> <li><b>Snooze mode</b></li> </ul>   |
| Function for lower operating power consumption        | <ul style="list-style-type: none"> <li>Power consumption can be reduced in normal operation, sleep mode, and deep sleep mode by selecting an appropriate operating power control mode according to the operating frequency and operating voltage.</li> </ul> <p><b>[Chip versions A and C]</b></p> <ul style="list-style-type: none"> <li><b>Five operating power control modes are available</b> <ul style="list-style-type: none"> <li>High-speed operating mode</li> <li>Middle-speed operating mode 1A</li> <li>Middle-speed operating mode 1B</li> <li>Low-speed operating mode 1</li> <li>Low-speed operating mode 2</li> </ul> </li> </ul> <p><b>[Chip version B]</b></p> <ul style="list-style-type: none"> <li>Seven operating power control modes are available                             <ul style="list-style-type: none"> <li>High-speed operating mode</li> <li>Middle-speed operating mode 1A</li> <li>Middle-speed operating mode 1B</li> <li>Middle-speed operating mode 2A</li> <li>Middle-speed operating mode 2B</li> <li>Low-speed operating mode 1</li> <li>Low-speed operating mode 2</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>Power consumption can be reduced in normal operation, sleep mode, deep sleep mode, and <b>snooze mode</b> by selecting an appropriate operating power control mode according to the operating frequency and operating voltage.</li> </ul> <ul style="list-style-type: none"> <li><b>Four</b> operating power control modes are available                             <ul style="list-style-type: none"> <li>High-speed operating mode</li> <li>Middle-speed operating mode</li> <li>Middle-speed operating mode 2</li> <li>Low-speed operating mode</li> </ul> </li> </ul> |

**Table 2.14 Comparison of Procedures for Entering and Exiting Low Power Consumption Modes and Operating States in Each Mode**

| Mode                       | Entering and Exiting Low Power Consumption Modes and Operating States           | RX210   | RX140   |
|----------------------------|---|---|---|
| Sleep mode                 | Transition method   | Control register + instruction                    | Control register + instruction                    |
|                            | Method of cancellation other than reset   | Interrupt   | Interrupt   |
|                            | State after cancellation  | Program execution state<br>(interrupt processing) | Program execution state<br>(interrupt processing) |
|                            | Main clock oscillator   | Operation possible                                | Operation possible                                |
|                            | Sub-clock oscillator  | Operation possible                                | Operation possible                                |
|                            | High-speed on-chip oscillator   | Operation possible                                | Operation possible                                |
|                            | Low-speed on-chip oscillator  | Operation possible                                | Operation possible                                |
|                            | IWDT-dedicated on-chip oscillator   | Operation possible                                | Operation possible                                |
|                            | PLL   | Operation possible                                | Operation possible                                |
|                            | USB-dedicated PLL   | Operation possible                                | —   |
|                            | CPU   | Stopped (retained)                                | Stopped (retained)                                |
|                            | RAM0<br>(0000 0000h to 0000 FFFFh)<br>RAM1<br>(0001 0000h to 0001 7FFFh): RX210 | Operation possible<br>(retained)                  | Operation possible<br>(retained)                  |
|                            | DTC   | —   | Operation possible                                |
|                            | Flash memory  | Operation   | Operation   |
|                            | Watchdog timer (WDT)  | Stopped (retained)                                | —   |
|                            | Independent watchdog timer (IWDT)   | Operation possible                                | Operation possible                                |
|                            | Realtime clock (RTC)  | Operation possible                                | Operation possible                                |
|                            | 8-bit timer (unit 0, unit 1) (TMR)  | Operation possible                                | —   |
|                            | Low-power timer (LPT)   | —   | Operation possible                                |
|                            | Voltage detection circuit (LVD)   | Operation possible                                | Operation possible                                |
|                            | Power-on reset circuit  | Operation   | Operation   |
|                            | Peripheral modules  | Operation possible                                | Operation possible                                |
|                            | I/O ports   | Operation   | Operation   |
|                            | RTCOUT output   | —   | Operation possible                                |
| CLKOUT output              | —   | Operation possible                                |   |
| Comparator B               | —   | Operation possible                                |   |
| All-module clock stop mode | Transition method   | Control register + instruction                    | —   |
|                            | Method of cancellation other than reset   | Interrupt   | —   |
|                            | State after cancellation  | Program execution state<br>(interrupt processing) | —   |
|                            | Main clock oscillator   | Operation possible                                | —   |
|                            | Sub-clock oscillator  | Operation possible                                | —   |
|                            | High-speed on-chip oscillator   | Operation possible                                | —   |
|                            | Low-speed on-chip oscillator  | Operation possible                                | —   |
|                            | IWDT-dedicated on-chip oscillator   | Operation possible                                | —   |
|                            | PLL   | Operation possible                                | —   |
|                            | CPU   | Stopped (retained)                                | —   |

| Mode                       | Entering and Exiting Low Power Consumption Modes and Operating States             | RX210   | RX140   |
|----------------------------|---|---|---|
| All-module clock stop mode | RAM0<br>(0000 0000h to 0000 FFFFh)<br><b>RAM1<br/>(0001 0000h to 0001 7FFFh):</b> | Stopped (retained)                                | —   |
|                            | Flash memory  | Stopped (retained)                                | —   |
|                            | Watchdog timer (WDT)  | Stopped (retained)                                | —   |
|                            | Independent watchdog timer (IWDT)   | Operation possible                                | —   |
|                            | Realtime clock (RTC)  | Operation possible                                | —   |
|                            | 8-bit timer (unit 0, unit 1) (TMR)  | Operation possible                                | —   |
|                            | Voltage detection circuit (LVD)   | Operation possible                                | —   |
|                            | Power-on reset circuit  | Operation   | —   |
|                            | Peripheral modules  | Stopped (retained)                                | —   |
|                            | I/O ports   | Retained  | —   |
| Deep sleep mode            | Transition method   | —   | Control register + instruction                    |
|                            | Method of cancellation other than reset   | —   | Interrupt   |
|                            | State after cancellation  | —   | Program execution state<br>(interrupt processing) |
|                            | Main clock oscillator   | —   | Operation possible                                |
|                            | Sub-clock oscillator  | —   | Operation possible                                |
|                            | High-speed on-chip oscillator   | —   | Operation possible                                |
|                            | Low-speed on-chip oscillator  | —   | Operation possible                                |
|                            | IWDT-dedicated on-chip oscillator   | —   | Operation possible                                |
|                            | PLL   | —   | Operation possible                                |
|                            | CPU   | —   | Stopped (retained)                                |
|                            | RAM0<br>(0000 0000h to 0000 FFFFh)  | —   | Stopped (retained)                                |
|                            | DTC   | —   | Stopped (retained)                                |
|                            | Flash memory  | —   | Stopped (retained)                                |
|                            | Independent watchdog timer (IWDT)   | —   | Operation possible                                |
|                            | Realtime clock (RTC)  | —   | Operation possible                                |
|                            | Low-power timer (LPT)   | —   | Operation possible                                |
|                            | Voltage detection circuit (LVD)   | —   | Operation possible                                |
|                            | Power-on reset circuit  | —   | Operation   |
|                            | Peripheral modules  | —   | Operation possible                                |
|                            | I/O ports   | —   | Operation   |
| RTCOUT output              | —   | Operation possible                                |   |
| CLKOUT output              | —   | Operation possible                                |   |
| Comparator B               | —   | Operation possible                                |   |
| Software standby mode      | Transition method   | Control register + instruction                    | Control register + instruction                    |
|                            | Method of cancellation other than reset   | Interrupt   | Interrupt   |
|                            | State after cancellation  | Program execution state<br>(interrupt processing) | Program execution state<br>(interrupt processing) |

| Mode                               | Entering and Exiting Low Power Consumption Modes and Operating States           | RX210                         | RX140  |
|------------------------------------|---|-------------------------------|--|
| Software standby mode              | Main clock oscillator   | Stopped                       | Stopped  |
|                                    | Sub-clock oscillator  | Operation possible            | Operation possible   |
|                                    | High-speed on-chip oscillator   | Stopped                       | Stopped  |
|                                    | Low-speed on-chip oscillator  | Stopped                       | Operation possible   |
|                                    | IWDT-dedicated on-chip oscillator   | Operation possible            | Operation possible   |
|                                    | PLL   | Stopped                       | Stopped  |
|                                    | CPU   | Stopped (retained)            | Stopped (retained)   |
|                                    | RAM0<br>(0000 0000h to 0000 FFFFh)<br>RAM1<br>(0001 0000h to 0001 7FFFh): RX210 | Stopped (retained)            | Stopped (retained)   |
|                                    | DTC   | —                             | Stopped (retained)   |
|                                    | Flash memory  | Stopped (retained)            | Stopped (retained)   |
|                                    | Watchdog timer (WDT)  | Stopped (retained)            | —  |
|                                    | Independent watchdog timer (IWDT)   | Operation possible            | Operation possible   |
|                                    | Realtime clock (RTC)  | Operation possible            | Operation possible   |
|                                    | Low-power timer (LPT)   | —                             | Operation possible   |
|                                    | 8-bit timer (unit 0, unit 1) (TMR)  | Stopped (retained)            | —  |
|                                    | Voltage detection circuit (LVD)   | Operation possible            | Operation possible   |
|                                    | Power-on reset circuit  | Operation                     | Operation  |
|                                    | Peripheral modules  | Stopped (retained)            | Stopped (retained)   |
|                                    | I/O ports   | Retained                      | Retained   |
|                                    | RTCOUT output   | —                             | Operation possible   |
| CLKOUT output                      | —   | Operation possible            |  |
| Comparator B                       | —   | Operation possible            |  |
| Snooze mode                        | Transition method   | —                             | When snooze transition conditions are met while in software standby mode |
|                                    | Method of cancellation other than reset   | —                             | Interrupt or occurrence of snooze end condition                          |
|                                    | State after cancellation  | —                             | Program execution state (interrupt processing) or software standby mode  |
|                                    | Main clock oscillator   | —                             | Operation possible   |
|                                    | Sub-clock oscillator  | —                             | Operation possible   |
|                                    | High-speed on-chip oscillator   | —                             | Operation possible   |
|                                    | Low-speed on-chip oscillator  | —                             | Operation possible   |
|                                    | IWDT-dedicated on-chip oscillator   | —                             | Operation possible   |
|                                    | PLL   | —                             | Operation possible   |
|                                    | CPU   | —                             | Stopped (retained)   |
| RAM0<br>(0000 0000h to 0000 FFFFh) | —   | Operation possible (retained) |  |

| Mode  | Entering and Exiting Low Power Consumption Modes and Operating States | RX210                                      | RX140                          |
|---|---|--|--------------------------------|
| Snooze mode   | DTC   | —  | Operation possible             |
|   | Flash memory  | —  | Stopped (retained)             |
|   | Independent watchdog timer (IWDT)                                     | —  | Operation possible             |
|   | Realtime clock (RTC)  | —  | Operation possible             |
|   | Low-power timer (LPT)   | —  | Operation possible             |
|   | Voltage detection circuit (LVD)                                       | —  | Operation possible             |
|   | Power-on reset circuit  | —  | Operation                      |
|   | Peripheral modules  | —  | Operation possible             |
|   | I/O ports   | —  | Operation                      |
|   | RTCOU output  | —  | Operation possible             |
|   | CLKOUT output   | —  | Operation possible             |
|   | Comparator B  | —  | Operation possible             |
|   | Deep software standby mode  | Transition method                          | Control register + instruction |
| Method of cancellation other than reset                                   |   | Interrupt                                  | —                              |
| State after cancellation  |   | Program execution state (reset processing) | —                              |
| Main clock oscillator   |   | Stopped                                    | —                              |
| Sub-clock oscillator  |   | Operation possible                         | —                              |
| High-speed on-chip oscillator   |   | Stopped                                    | —                              |
| Low-speed on-chip oscillator  |   | Stopped                                    | —                              |
| IWDT-dedicated on-chip oscillator   |   | Stopped (undefined)                        | —                              |
| PLL   |   | Stopped                                    | —                              |
| CPU   |   | Stopped (undefined)                        | —                              |
| RAM0 (0000 0000h to 0000 FFFFh)<br>RAM1 (0001 0000h to 0001 7FFFh): RX210 |   | Stopped (undefined)                        | —                              |
| Flash memory  |   | Stopped (retained)                         | —                              |
| Watchdog timer (WDT)  |   | Stopped (undefined)                        | —                              |
| Independent watchdog timer (IWDT)   |   | Stopped (undefined)                        | —                              |
| Realtime clock (RTC)  |   | Operation possible                         | —                              |
| 8-bit timer (unit 0, unit 1) (TMR)  |   | Stopped (undefined)                        | —                              |
| Voltage detection circuit (LVD)   |   | Operation possible                         | —                              |
| Power-on reset circuit  |   | Operation                                  | —                              |
| Peripheral modules  |   | Stopped (undefined)                        | —                              |
| I/O ports   | Retained  | —  |                                |

Note: “Operation possible” means that whether the state is operating or stopped is controlled by the control register setting.

“Stopped (retained)” means that internal register values are retained and internal operations are suspended.

“Stopped (undefined)” means that internal register values are undefined and power is not supplied to the internal circuit.

Table 2.15 Comparison of Low Power Consumption Registers

| Register | Bit     | RX210  | RX140  |
|----------|---------|--|--|
| SBYCR    | —       | Standby control register<br><i>Initial value after a reset differs.</i>                                | Standby control register   |
|          | OPE     | Output port enable bit   | —  |
| MSTPCRA  | MSTPA13 | 16-bit timer pulse unit module stop bit  | —  |
|          | MSTPA14 | Compare match timer (unit 1) module stop bit   | —  |
|          | MSTPA24 | Module stop A24 bit  | —  |
|          | MSTPA27 | Module stop A27 bit  | —  |
|          | MSTPA28 | <b>DMA controller</b> /data transfer controller module stop bit<br><br>Target module: <b>DMAC</b> /DTC | Data transfer controller module stop bit<br><br>Target module: DTC |
|          | MSTPA29 | Module stop A29 bit  | —  |
|          | ACSE    | All-module clock stop mode enable bit  | —  |
| MSTPCRB  | MSTPB0  | —  | CAN module module stop bit   |
|          | MSTPB8  | Temperature sensor module stop bit   | —  |
|          | MSTPB24 | Serial communication interface 7 module stop bit   | —  |
|          | MSTPB27 | Serial communication interface 4 module stop bit   | —  |
|          | MSTPB28 | Serial communication interface 3 module stop bit   | —  |
|          | MSTPB29 | Serial communication interface 2 module stop bit   | —  |
|          | MSTPB31 | Serial communication interface 0 module stop bit   | —  |
| MSTPCRC  | MSTPC1  | RAM1 module stop bit   | —  |
|          | MSTPC24 | Serial communication interface 11 module stop bit  | —  |
|          | MSTPC25 | Serial communication interface 10 module stop bit  | —  |
|          | DSLPE   | —  | Deep sleep mode enable bit   |
| MSTPCRD  | —       | —  | Module stop control register D                                     |

| Register | Bit               | RX210  | RX140  |
|----------|-------------------|--|--|
| OPCCR    | OPCM<br>[2:0]     | <p>Operating power control mode select bits</p> <p>[Chip versions A and C]<br/>b2 b0<br/>0 0 0: High-speed operating mode<br/>0 1 0: Middle-speed operating mode 1A<br/>0 1 1: Middle-speed operating mode 1B<br/>1 1 0: Low-speed operating mode 1<br/>1 1 1: Low-speed operating mode 2</p> <p>[Chip version B]<br/>b2 b0<br/>0 0 0: High-speed operating mode<br/>0 1 0: Middle-speed operating mode 1A<br/>0 1 1: Middle-speed operating mode 1B<br/>1 0 0: Middle-speed operating mode 2A<br/>1 0 1: Middle-speed operating mode 2B<br/>1 1 0: Low-speed operating mode 1<br/>1 1 1: Low-speed operating mode 2<br/>Settings other than the above are prohibited.</p> | <p>Operating power control mode select bits</p> <p>b2 b0<br/>0 0 0: High-speed operating mode<br/>0 1 0: Middle-speed operating mode<br/>1 0 0: Middle-speed operating mode 2<br/>Settings other than the above are prohibited.</p>                      |
| SOPCCR   | —                 | —  | Sub operating power control register   |
| RSTCKCR  | RSTCKSEL<br>[2:0] | <p>Sleep mode return clock source select bits</p> <p>[Chip version A]<br/>b2 b0<br/>0 0 1: HOCO is selected.</p> <p>[Chip versions B and C]<br/>b2 b0<br/>0 0 1: HOCO is selected.<br/>0 1 0: Main clock oscillator is selected.<br/>Settings other than above are prohibited while the RSTCKEN bit is set to 1.</p>   | <p>Sleep mode return clock source select bits</p> <p>b2 b0<br/>0 0 0: LOCO is selected.<br/>0 0 1: HOCO is selected.*1<br/>0 1 0: Main clock oscillator is selected.<br/>Settings other than above are prohibited while the RSTCKEN bit is set to 1.</p> |
| SNZCR    | —                 | —  | Snooze control register  |
| SNZCR2   | —                 | —  | Snooze control register 2  |
| MOSCWTCR | —                 | Main clock oscillator wait control register  | —  |
| SOSCWTCR | —                 | Sub-clock oscillator wait control register   | —  |
| PLLWTCR  | —                 | PLL wait control register  | —  |

| Register  | Bit | RX210  | RX140 |
|-----------|-----|--|-------|
| HOCOWTCR2 | —   | HOCO wait control register 2                 | —     |
| DPSBYCR   | —   | Deep standby control register                | —     |
| DPSIER0   | —   | Deep standby interrupt enable register 0     | —     |
| DPSIER2   | —   | Deep standby interrupt enable register 2     | —     |
| DPSIFR0   | —   | Deep standby interrupt flag register 0       | —     |
| DPSIFR2   | —   | Deep standby interrupt flag register 2       | —     |
| DPSIEGR0  | —   | Deep standby interrupt edge register 0       | —     |
| DPSIEGR2  | —   | Deep standby interrupt edge register 2       | —     |
| FHSSBYCR  | —   | Flash HOCO software standby control register | —     |
| DPSBKRY   | —   | Deep standby backup register (y = 0 to 31)   | —     |

Note: 1. Set the PRCR.PRC1 bit to 1 (write enabled) before rewriting this register.



## 2.10 Register Write Protection Function

Table 2.16 is a comparative overview of the register write protection functions, and Table 2.17 is a comparison of register write protection function registers.

**Table 2.16 Comparative Overview of Register Write Protection Functions**

| Item     | RX210  | RX140   |
|----------|--|---|
| PRC0 bit | Registers related to the clock generation circuit:<br>SCKCR, SCKCR3, PLLCR, PLLCR2, <b>BCKCR</b> , MOSCCR, SOSCCR, LOCOCR, ILOCOCR, HOCOGR, OSTDCR, OSTDSR, <b>HOCOGR2</b> HOCOTRR0, <b>HOCOTRR1</b> , <b>HOCOTRR2</b> , <b>HOCOTRR3</b>   | Registers related to the clock generation circuit:<br>SCKCR, SCKCR3, PLLCR, PLLCR2, MOSCCR, SOSCCR, LOCOCR, ILOCOCR, HOCOGR, <b>LOFCR</b> , OSTDCR, OSTDSR, <b>CKOCR</b> , <b>LOCOTRR2</b> , <b>ILOCOTRR2</b> , HOCOTRR0, <b>SOMCR</b>  |
| PRC1 bit | <ul style="list-style-type: none"> <li>Register related to the operating modes: <b>SYSCR0</b>, SYSCR1</li> <li>Registers related to the low power consumption functions:<br/>SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, OPCCR, RSTCKCR, <b>MOSCWTGR</b>, <b>SOSCWTGR</b>, <b>PLLWTGR</b>, <b>DPSBYCR</b>, <b>DPSIER0</b>, <b>DPSIER2</b>, <b>DPSIFR0</b>, <b>DPSIFR2</b>, <b>DPSIEGR0</b>, <b>DPSIEGR2</b>, <b>HSSYCR</b>, <b>HOCOWTGR2</b></li> <li>Registers related to the clock generation circuit:<br/>MOFCR, <b>HOCOPCR</b>, <b>PLLPCR</b> (Chip version B)</li> <li>Software reset register: SWRR</li> </ul> | <ul style="list-style-type: none"> <li>Register related to the operating modes: SYSCR1</li> <li>Registers related to the low power consumption functions:<br/>SBYCR, MSTPCRA, MSTPCRB, MSTPCRC, <b>MSTPCRD</b>, OPCCR, RSTCKCR, <b>SOPCCR</b>, <b>SNZCR</b>, <b>SNZCR2</b></li> <li>Registers related to the clock generation circuit:<br/>MOFCR, <b>MOSCWTGR</b></li> <li>Software reset register: SWRR</li> </ul> |
| PRC2 bit | VRCCR register   | <b>Registers related to the low power timer: LPTCR1, LPTCR2, LPTCR3, LPTPRD, LPCMR0, LPCMR1, LPWUCR</b>   |
| PRC3 bit | Registers related to LVD:<br>LVCMPGR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR  | Registers related to LVD:<br>LVCMPGR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR   |

**Table 2.17 Comparison of Register Write Protection Function Registers**

| Register | Bit  | RX210  | RX140  |
|----------|------|--|--|
| PRCR     | PRC1 | Protect bit 1<br><br>Enables writing to the registers related to operating modes, low power consumption functions, and software reset. | Protect bit 1<br><br>Enables writing to the registers related to operating modes, low power consumption functions, <b>the clock generation circuit</b> , and software reset. |
|          | PRC2 | Protect bit 2<br><br>Enables writing to the VRCCR register.  | Protect bit 2<br><br>Enables writing to <b>the registers related to the low-power timer</b> .  |

## 2.11 Exception Handling

Table 2.18 is a comparative overview of exception handling, Table 2.19 is a comparative listing of vectors, and Table 2.20 is a comparative listing of instructions for returning from exception handling routines.

**Table 2.18 Comparative Overview of Exception Handling**

| Item             | RX210   | RX140   |
|------------------|---|---|
| Exception events | <ul style="list-style-type: none"> <li>Undefined instruction exception</li> <li>Privileged instruction exception</li> <li>Reset</li> <li>Non-maskable interrupt</li> <li>Interrupt</li> <li>Unconditional trap</li> </ul> | <ul style="list-style-type: none"> <li>Undefined instruction exception</li> <li>Privileged instruction exception</li> <li>Floating-point exception</li> <li>Reset</li> <li>Non-maskable interrupt</li> <li>Interrupt</li> <li>Unconditional trap</li> </ul> |

**Table 2.19 Comparative Listing of Vectors**

| Item                             | RX210                           | RX140                           |
|----------------------------------|---------------------------------|---------------------------------|
| Undefined instruction exception  | Fixed vector table              | Exception vector table (EXTB)   |
| Privileged instruction exception | Fixed vector table              | Exception vector table (EXTB)   |
| Floating-point exception         | —                               | Exception vector table (EXTB)   |
| Reset                            | Fixed vector table              | Exception vector table (EXTB)   |
| Non-maskable interrupt           | Fixed vector table              | Exception vector table (EXTB)   |
| Interrupt                        | Fast interrupt                  | FINTV                           |
|                                  | Other than fast interrupt       | Relocatable vector table (INTB) |
| Unconditional trap               | Relocatable vector table (INTB) | Relocatable vector table (INTB) |

**Table 2.20 Comparative Listing of Instructions for Returning from Exception Handling Routines**

| Item                             | RX210                     | RX140               |
|----------------------------------|---------------------------|---------------------|
| Undefined instruction exception  | RTE                       | RTE                 |
| Privileged instruction exception | RTE                       | RTE                 |
| Floating-point exception         | —                         | RTE                 |
| Reset                            | Return not possible       | Return not possible |
| Non-maskable interrupt           | Return not possible       | Prohibited          |
| Interrupt                        | Fast interrupt            | RTFI                |
|                                  | Other than fast interrupt | RTE                 |
| Unconditional trap               | RTE                       | RTE                 |

## 2.12 Interrupt Controller

Table 2.21 is a comparative overview of the interrupt controllers, and Table 2.22 is a comparison of interrupt controller registers.

**Table 2.21 Comparative Overview of Interrupt Controllers**

| Item                                   |   | RX210 (ICUb)  | RX140 (ICUb)  |
|--|---|---|---|
| Interrupts                             | Peripheral function interrupts                      | <ul style="list-style-type: none"> <li>Interrupts from peripheral modules</li> <li>Interrupt detection: Edge detection/level detection<br/>The detection method is fixed for each connected peripheral module source.</li> </ul>  | <ul style="list-style-type: none"> <li>Interrupts from peripheral modules</li> <li>Interrupt detection: Edge detection/level detection<br/>The detection method is fixed for each connected peripheral module source.</li> </ul>  |
|  | External pin interrupts                             | <ul style="list-style-type: none"> <li>Interrupts from pins IRQ0 to IRQ7</li> <li>Number of sources: 8</li> <li>Interrupt detection: Ability to set as source detection of low level, falling edge, rising edge, or rising and falling edges</li> <li>Digital filter function: Supported</li> </ul> | <ul style="list-style-type: none"> <li>Interrupts from pins IRQ0 to IRQ7</li> <li>Number of sources: 8</li> <li>Interrupt detection: Ability to set as source detection of low level, falling edge, rising edge, or rising and falling edges</li> <li>Digital filter function: Supported</li> </ul> |
|  | Software interrupts                                 | <ul style="list-style-type: none"> <li>Interrupt generated by writing to a register</li> <li>Number of sources: 1</li> </ul>  | <ul style="list-style-type: none"> <li>Interrupt generated by writing to a register</li> <li>Number of sources: 1</li> </ul>  |
|  | Event link interrupts                               | An ELSR18I or ELSR19I interrupt can be generated by an ELC event.   | An ELSR8I or ELSR18I interrupt can be generated by an ELC event.  |
|  | Interrupt priority                                  | Specified by registers.   | Specified by registers.   |
|  | Fast interrupt function                             | Faster interrupt handling by the CPU can be specified for a single interrupt source only.   | Faster interrupt handling by the CPU can be specified for a single interrupt source only.   |
|  | DTC and DMAC control (RX210)<br>DTC control (RX140) | The DTC and DMAC can be activated by an interrupt source.   | The DTC can be activated by an interrupt source.  |
|  | Non-maskable interrupts                             | NMI pin interrupt   | <ul style="list-style-type: none"> <li>Interrupt from the NMI pin</li> <li>Interrupt detection: Falling edge or rising edge</li> <li>Digital filter function: Supported</li> </ul>  |
| Oscillation stop detection interrupt   |   | Interrupt on detection of oscillation having stopped  | Interrupt on detection of oscillation having stopped  |
| WDT underflow/refresh error interrupt  |   | Interrupt on an underflow of the down counter or occurrence of a refresh error  | —   |
| IWDT underflow/refresh error interrupt |   | Interrupt on an underflow of the down counter or occurrence of a refresh error  | Interrupt on an underflow of the down counter or occurrence of a refresh error  |
| Voltage monitoring 1 interrupt         |   | Voltage monitoring interrupt of voltage monitoring circuit 1 (LVD1)   | Voltage monitoring interrupt of voltage monitoring circuit 1 (LVD1)   |

| Item                                    |                                | RX210 (ICUb)   | RX140 (ICUb)  |
|---|--------------------------------|--|---|
| Non-maskable interrupts                 | Voltage monitoring 2 interrupt | Voltage monitoring interrupt of voltage monitoring circuit 2 (LVD2)  | Voltage monitoring interrupt of voltage monitoring circuit 2 (LVD2)   |
| Return from low power consumption state |                                | <ul style="list-style-type: none"> <li>• Sleep mode: Return is initiated by a non-maskable interrupt or any other interrupt source.</li> <li>• All-module clock stop mode: Return is initiated by non-maskable interrupts, IRQ0 to IRQ7 interrupts, TMR interrupts, or RTC alarm/periodic interrupts.</li> <li>• Software standby mode: Return is initiated by a non-maskable interrupt, interrupt IRQ0 to IRQ7, or an RTC alarm or periodic interrupt.</li> </ul> | <ul style="list-style-type: none"> <li>• Sleep mode and deep sleep mode: Return is initiated by a non-maskable interrupt or any other interrupt source.</li> <li>• Software standby mode: Return is initiated by non-maskable interrupts (excluding oscillation stop detection interrupts), external pin interrupts (IRQ0 to IRQ7), peripheral interrupts (voltage monitoring 1, voltage monitoring 2, RTC alarm/periodic), or the ELSR8I interrupt (LPT dedicated interrupt).</li> <li>• Snooze mode: Return is initiated by non-maskable interrupts (excluding oscillation stop detection interrupts), external pin interrupts (IRQ0 to IRQ7), peripheral interrupts (voltage monitoring 1, voltage monitoring 2, RTC alarm/periodic), or the SNZI interrupt (snooze release interrupt).</li> </ul> |

**Table 2.22 Comparison of Interrupt Controller Registers**

| Register | Bit    | RX210 (ICUb)   | RX140 (ICUb)   |
|----------|--------|--|--|
| DTCERn   | DTCE   | DTC activation enable bit<br><br>0: DTC activation is disabled.<br><br>1: DTC activation is enabled. | DTC transfer request enable bit<br><br>0: Source of interrupt to CPU selected.<br><br>1: DTC activation source selected. |
| DMRSRm   | —      | DMAC activation request select register m (DMRSRm)<br>(m = DMAC channel number)                      | —  |
| NMISR    | WDTST  | WDT underflow/refresh error status flag  | —  |
| NMIER    | WDTEN  | WDT underflow/refresh error enable bit   | —  |
| NMICLR   | WDTCLR | WDT clear bit  | —  |

### 2.13 Buses

Table 2.23 is a comparative overview of the buses, and Table 2.24 is a comparison of bus registers.

**Table 2.23 Comparative Overview of Buses**

| Bus Type                  |                           | RX210   | RX140   |
|---------------------------|---------------------------|---|---|
| CPU buses                 | Instruction bus           | <ul style="list-style-type: none"> <li>Connected to the CPU (for instructions)</li> <li>Connected to on-chip memory (RAM, ROM)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>                                     | <ul style="list-style-type: none"> <li>Connected to the CPU (for instructions)</li> <li>Connected to on-chip memory (RAM, ROM)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>       |
|                           | Operand bus               | <ul style="list-style-type: none"> <li>Connected to the CPU (for operands)</li> <li>Connected to on-chip memory (RAM, ROM)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>   | <ul style="list-style-type: none"> <li>Connected to the CPU (for operands)</li> <li>Connected to on-chip memory (RAM, ROM)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>           |
| Memory buses              | Memory bus 1              | Connected to RAM  | Connected to RAM  |
|                           | Memory bus 2              | Connected to ROM  | Connected to ROM  |
| Internal main buses       | Internal main bus 1       | <ul style="list-style-type: none"> <li>Connected to the CPU</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>  | <ul style="list-style-type: none"> <li>Connected to the CPU</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>  |
|                           | Internal main bus 2       | <ul style="list-style-type: none"> <li>Connected to the DTC and <b>DMAC</b></li> <li>Connected to on-chip memory (RAM, ROM)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>  | <ul style="list-style-type: none"> <li>Connected to the DTC</li> <li>Connected to on-chip memory (RAM, ROM)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>                          |
| Internal peripheral buses | Internal peripheral bus 1 | <ul style="list-style-type: none"> <li>Connected to peripheral modules (DTC, <b>DMAC</b>, interrupt controller, and bus error monitoring section)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul>                  | <ul style="list-style-type: none"> <li>Connected to peripheral modules (DTC, interrupt controller, and bus error monitoring section)</li> <li>Operates in synchronization with the system clock (ICLK)</li> </ul> |
|                           | Internal peripheral bus 2 | <ul style="list-style-type: none"> <li>Connected to peripheral modules (<b>modules other than those connected to internal peripheral bus 1</b>)</li> <li>Operates in synchronization with the peripheral-module clock (PCLKB, PCLKD)</li> </ul> | <ul style="list-style-type: none"> <li>Connected to peripheral modules</li> <li>Operates in synchronization with the peripheral-module clock (PCLKB, PCLKD)</li> </ul>  |
|                           | Internal peripheral bus 3 | —   | <ul style="list-style-type: none"> <li><b>Connected to peripheral modules (CTSU, RSCAN)</b></li> <li><b>Operates in synchronization with the peripheral-module clock (PCLKB)</b></li> </ul>                       |
|                           | Internal peripheral bus 6 | <ul style="list-style-type: none"> <li>Connected to ROM (P/E) and E2 DataFlash</li> <li>Operates in synchronization with the FlashIF clock (FCLK)</li> </ul>  | <ul style="list-style-type: none"> <li>Connected to ROM (P/E) and E2 DataFlash</li> <li>Operates in synchronization with the FlashIF clock (FCLK)</li> </ul>  |

| Bus Type     |         | RX210   | RX140 |
|--------------|---------|---|-------|
| External bus | CS area | <ul style="list-style-type: none"> <li>• Connected to the external devices</li> <li>• Operates in synchronization with the external-bus clock (BCLK)</li> </ul> | —     |

Table 2.24 Comparison of Bus Registers

| Register | Bit       | RX210  | RX140   |
|----------|-----------|--|---|
| CSnCR    | —         | CSn control register (n = 0 to 3)  | —   |
| CSnREC   | —         | CSn recovery cycle register (n = 0 to 3)   | —   |
| CSRECEN  | —         | CS recovery cycle insertion enable register  | —   |
| CSnMOD   | —         | CSn mode register (n = 0 to 3)   | —   |
| CSnWCR1  | —         | CSn wait control register 1 (n = 0 to 3)   | —   |
| CSnWCR2  | —         | CSn wait control register 2 (n = 0 to 3)   | —   |
| BERSR1   | MST[2:0]  | Bus master code bits<br><br>b6 b4<br>0 0 0: CPU<br>0 0 1: Reserved<br>0 1 0: Reserved<br>0 1 1: DTC/DMAC<br>1 0 0: Reserved<br>1 0 1: Reserved<br>1 1 0: Reserved<br>1 1 1: Reserved | Bus master code bits<br><br>b6 b4<br>0 0 0: CPU<br>0 0 1: Reserved<br>0 1 0: Reserved<br>0 1 1: DTC<br>1 0 0: Reserved<br>1 0 1: Reserved<br>1 1 0: Reserved<br>1 1 1: Reserved |
| BUSPRI   | BPEB[1:0] | External bus priority control bits   | —   |

## 2.14 Data Transfer Controller

Table 2.25 is a comparative overview of the data transfer controllers, and Table 2.26 is a comparison of data transfer controller registers.

**Table 2.25 Comparative Overview of Data Transfer Controllers**

| Item                        | RX210 (DTC <sub>a</sub> )  | RX140 (DTC <sub>b</sub> )  |
|-----------------------------|--|--|
| Number of transfer channels | —  | Equal to number of all interrupt sources that can start a DTC transfer.  |
| Transfer modes              | <ul style="list-style-type: none"> <li>• Normal transfer mode               <ul style="list-style-type: none"> <li>— A single activation leads to a single data transfer.</li> </ul> </li> <li>• Repeat transfer mode               <ul style="list-style-type: none"> <li>— A single activation leads to a single data transfer.</li> <li>— The transfer address returns to the transfer start address when the number of data transfers equals the repeat size.</li> <li>— The maximum repeat size is 256 data units.</li> </ul> </li> <li>• Block transfer mode               <ul style="list-style-type: none"> <li>— A single activation leads to the transfer of a single block of data.</li> <li>— The maximum block size is 256 data units.</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>• Normal transfer mode               <ul style="list-style-type: none"> <li>— A single activation leads to a single data transfer.</li> </ul> </li> <li>• Repeat transfer mode               <ul style="list-style-type: none"> <li>— A single activation leads to a single data transfer.</li> <li>— The transfer address returns to the transfer start address when the number of data transfers equals the repeat size.</li> <li>— The maximum number of repeat transfers is 256, and the maximum data transfer size is 256 × 32 bits, or 1,024 bytes.</li> </ul> </li> <li>• Block transfer mode               <ul style="list-style-type: none"> <li>— A single activation leads to the transfer of a single block of data.</li> <li>— The maximum block size is 256 × 32 bits = 1,024 bytes.</li> </ul> </li> </ul> |
| Transfer channels           | Channel transfer corresponding to the interrupt source is possible (transferred by DTC activation request from the ICU).   | —  |
| Chain transfer function     | <ul style="list-style-type: none"> <li>• Multiple data transfer types can be executed sequentially in response to a single transfer request.</li> <li>• Either “performed only when the transfer counter becomes 0” or “every time” can be selected for chain transfer.</li> </ul>   | <ul style="list-style-type: none"> <li>• Multiple data transfer types can be executed sequentially in response to a single transfer request.</li> <li>• Either “performed only when the transfer counter reaches 0” or “every time” can be selected.</li> </ul>  |
| Sequence transfer           | —  | <p>A complex series of transfers can be registered as a sequence. Any sequence can be selected by the transfer data and executed.</p> <ul style="list-style-type: none"> <li>• Only one sequence transfer trigger source can be selected at a time.</li> <li>• Up to 256 sequences can correspond to a single trigger source.</li> <li>• The data that is initially transferred in response to a transfer request determines the sequence.</li> <li>• The entire sequence can be executed on a single request, or the sequence can be suspended in the middle and resumed on the next transfer request (sequence division).</li> </ul>   |

| Item                           | RX210 (DTCa)  | RX140 (DTCb)  |
|--------------------------------|---|---|
| Transfer space                 | <ul style="list-style-type: none"> <li>16 MB in short-address mode (within 0000 0000h to 007F FFFFh or FF80 0000h to FFFF FFFFh, excluding reserved areas)</li> <li>4 GB in full-address mode (within 0000 0000h to FFFF FFFFh, excluding reserved areas)</li> </ul>  | <ul style="list-style-type: none"> <li>16 MB in short-address mode (within 0000 0000h to 007F FFFFh or FF80 0000h to FFFF FFFFh, excluding reserved areas)</li> <li>4 GB in full-address mode (within 0000 0000h to FFFF FFFFh, excluding reserved areas)</li> </ul>  |
| Data transfer units            | <ul style="list-style-type: none"> <li>Single data unit: 8 bits, 16 bits, or 32 bits</li> <li>Single block size: 1 to 256 data units</li> </ul>   | <ul style="list-style-type: none"> <li>Single data unit: 1 byte (8 bits), 1 word (16 bits), or 1 longword (32 bits)</li> <li>Single block size: 1 to 256 data units</li> </ul>  |
| CPU interrupt requests         | <ul style="list-style-type: none"> <li>An interrupt request to the CPU can be generated by a DTC activation interrupt.</li> <li>An interrupt request to the CPU can be generated after a single data transfer.</li> <li>An interrupt request to the CPU can be generated after transfer of the specified number of data units.</li> </ul> | <ul style="list-style-type: none"> <li>An interrupt request to the CPU can be generated by a DTC activation interrupt.</li> <li>An interrupt request to the CPU can be generated after a single data transfer.</li> <li>An interrupt request to the CPU can be generated after transfer of the specified number of data units.</li> </ul> |
| Event link function            | An event link request is generated after one data transfer (for block transfers, after one block).  | An event link request is generated after one data transfer (for block transfers, after one block).  |
| Read skip                      | Transfer data read skip can be specified.   | Reading of the transfer information can be skipped when the same transfer is repeated.  |
| Write-back skip                | Writeback skip can be enabled when "fixed" is selected for the transfer source address and/or transfer destination address.   | Write-back of transferred data that is not updated can be skipped when the address of the transfer source or destination is fixed.  |
| Write-back disable             | —   | Ability to disable write-back of transfer information   |
| Displacement addition          | —   | Ability to add displacement to the transfer source address (selectable by each transfer information)  |
| Low power consumption function | Ability to transition to module stop state  | Ability to transition to module stop state  |



**Table 2.26 Comparison of Data Transfer Controller Registers**

| Register | Bit                           | RX210 (DTCa)  | RX140 (DTCb)  |
|----------|-------------------------------|---|---|
| MRA      | WBDIS                         | —   | Write-back disable bit*1  |
| MRB      | SQEND                         | —   | Sequence transfer end bit   |
|          | INDX                          | —   | Index table reference bit   |
|          | DISEL                         | DTC interrupt select bit  | DTC interrupt select bit  |
|          |                               | 0: An interrupt request to the CPU is generated when the specified data transfer is completed.<br><br>1: An interrupt request to the CPU is generated each time DTC data transfer is performed. | 0: An interrupt request to the CPU is generated on completion of the specified number of data transfers.<br><br>1: An interrupt request to the CPU is generated for each data transfer. |
| CHNS     | DTC chain transfer select bit | DTC chain transfer select bit   |   |
|          |                               | 0: Chain transfer is performed continuously.<br>1: Chain transfer is performed when the transfer counter changes from 1 to 0 or from 1 to CRAH.   | 0: Chain transfer is performed on completion of each transfer.<br>1: Chain transfer is performed when the transfer counter changes from 1 to 0 or from 1 to CRAH.                       |
| MRC      | —                             | —   | DTC mode register C   |
| DTCIBR   | —                             | —   | DTC index table base register   |
| DTCOR    | —                             | —   | DTC operation register  |
| DTCSQE   | —                             | —   | DTC sequence transfer enable register   |
| DTCDISP  | —                             | —   | DTC address displacement register   |

Note: 1. Transfer information is usually allocated to a RAM area, but it can be allocated to a ROM area by setting the MRA.WBDIS bit to 1 (no write-back).

## 2.15 Event Link Controller

Table 2.27 is a comparative overview of the event link controllers, Table 2.28 is a comparison of event link controller registers, Table 2.29 lists correspondences between values set in ELSRn.EL[S:0] and event signal names and numbers.

**Table 2.27 Comparative Overview of Event Link Controllers**

| Item                           | RX210 (ELC)   | RX140 (ELC)   |
|--------------------------------|---|---|
| Event link function            | <ul style="list-style-type: none"> <li>59 types of event signals can be directly connected to peripheral modules.</li> <li>The operation of peripheral timer modules at event input is selectable.</li> <li>Event link operation is possible for port B and <b>port E</b>.                             <ul style="list-style-type: none"> <li>Single port: Event link operation can be enabled for a single specified port.</li> <li>Port group: Event link operation can be enabled for a group of specified bits within an 8-bit port.</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li><b>48</b> types of event signals can be directly connected to peripheral modules.</li> <li>The operation of peripheral timer modules at event signal input is selectable.</li> <li>Event link operation on port B is supported.                             <ul style="list-style-type: none"> <li>Single port: Event link operation can be enabled for a single specified port.</li> <li>Port group: Event link operation can be enabled for multiple specified ports within a group of up to eight ports.</li> </ul> </li> </ul> |
| Low power consumption function | Ability to transition to module stop state  | Ability to transition to module stop state  |

**Table 2.28 Comparison of Event Link Controller Registers**

| Register                              | Bit        | RX210 (ELC)  | RX140 (ELC)  |
|---------------------------------------|------------|--|--|
| ELSRn                                 | —          | Event link setting register n (n = 1 to 4, 7, 10, 12, 15, 16, 18 to <b>29</b> )  | Event link setting register n (n = 1 to 4, 7, <b>8</b> , 10, 12, <b>14</b> to 16, 18, 20, 22, 24, 25 )   |
| ELOPC                                 | LPTMD[1:0] | —  | LPT operation select bits  |
| PGRn (RX210)<br><b>PGR1 (RX140)</b>   | —          | Port group setting register n (n = 1, <b>2</b> )   | Port group setting register 1  |
| PGCn (RX210)<br><b>PGC1 (RX140)</b>   | —          | Port group control register n (n = 1, <b>2</b> )   | Port group control register 1  |
| PDBFn (RX210)<br><b>PDBF1 (RX140)</b> | —          | Port buffer register n (n = 1, <b>2</b> )  | Port buffer register 1   |
| PELm                                  | —          | Event link port setting register m (m = 0 to <b>3</b> )  | Event link port setting register m (m = 0, 1)  |
|                                       | PSP[1:0]   | Port number specification bits<br><br>b4 b3<br>0 0: Setting disabled.<br>0 1: Port B (corresponding to PGR1)<br>1 0: <b>Port E (corresponding to PGR2)</b><br>1 1: Setting prohibited. | Port number specification bits<br><br>b4 b3<br>0 0: Setting disabled.<br>0 1: Port B (corresponding to PGR1)<br>1 0: Setting prohibited.<br>1 1: Setting prohibited. |

**Table 2.29 Correspondences between Values Set in ELSRn.ELS[7:0] and Event Signal Names and Numbers**

| Value of ELS[7:0] Bits | Peripheral Module                 | RX210 (ELC)  | RX140 (ELC)  |
|------------------------|-----------------------------------|--|--|
| 08h                    | Multi-function timer pulse unit 2 | MTU1 compare match 1A                                | MTU1 compare match 1A                                |
| 09h                    |                                   | MTU1 compare match 1B                                | MTU1 compare match 1B                                |
| 0Ah                    |                                   | MTU1 overflow  | MTU1 overflow  |
| 0Bh                    |                                   | MTU1 underflow                                       | MTU1 underflow                                       |
| 0Ch                    |                                   | MTU2 compare match 2A                                | MTU2 compare match 2A                                |
| 0Dh                    |                                   | MTU2 compare match 2B                                | MTU2 compare match 2B                                |
| 0Eh                    |                                   | MTU2 overflow  | MTU2 overflow  |
| 0Fh                    |                                   | MTU2 underflow                                       | MTU2 underflow                                       |
| 10h                    |                                   | MTU3 compare match 3A                                | MTU3 compare match 3A                                |
| 11h                    |                                   | MTU3 compare match 3B                                | MTU3 compare match 3B                                |
| 12h                    |                                   | MTU3 compare match 3C                                | MTU3 compare match 3C                                |
| 13h                    |                                   | MTU3 compare match 3D                                | MTU3 compare match 3D                                |
| 14h                    |                                   | MTU3 overflow  | MTU3 overflow  |
| 15h                    |                                   | MTU4 compare match 4A                                | MTU4 compare match 4A                                |
| 16h                    |                                   | MTU4 compare match 4B                                | MTU4 compare match 4B                                |
| 17h                    |                                   | MTU4 compare match 4C                                | MTU4 compare match 4C                                |
| 18h                    | MTU4 compare match 4D             | MTU4 compare match 4D                                |  |
| 19h                    | MTU4 overflow                     | MTU4 overflow  |  |
| 1Ah                    | MTU4 underflow                    | MTU4 underflow                                       |  |
| 1Fh                    | Compare match timer               | CMT1 compare match 1                                 | CMT1 compare match 1                                 |
| 22h                    | 8-bit timer                       | TMR0 compare match A0                                | TMR0 compare match A0                                |
| 23h                    |                                   | TMR0 compare match B0                                | TMR0 compare match B0                                |
| 24h                    |                                   | TMR0 overflow  | TMR0 overflow  |
| 28h                    |                                   | TMR2 compare match A2                                | TMR2 compare match A2                                |
| 29h                    |                                   | TMR2 compare match B2                                | TMR2 compare match B2                                |
| 2Ah                    |                                   | TMR2 overflow  | TMR2 overflow  |
| 2Eh                    | —                                 | RTC periodic   | —  |
| 31h                    | —                                 | IWDT underflow or refresh error                      | —  |
| 32h                    | Low-power timer                   | —  | LPT compare match 0                                  |
| 33h                    |                                   | —  | LPT compare match 1                                  |
| 34h                    | 12-bit A/D converter              | —  | S12AD comparison conditions are met                  |
| 35h                    |                                   | —  | S12AD comparison conditions are not met              |
| 3Ah                    | Serial communications interface   | SCI5 error (receive error or error signal detection) | SCI5 error (receive error or error signal detection) |
| 3Bh                    |                                   | SCI5 receive data full                               | SCI5 receive data full                               |
| 3Ch                    |                                   | SCI5 transmit data empty                             | SCI5 transmit data empty                             |
| 3Dh                    |                                   | SCI5 transmit end                                    | SCI5 transmit end                                    |
| 4Eh                    | I <sup>2</sup> C bus interface    | RIIC0 communication error or event generation        | RIIC0 communication error or event generation        |
| 4Fh                    |                                   | RIIC0 receive data full                              | RIIC0 receive data full                              |
| 50h                    |                                   | RIIC0 transmit data empty                            | RIIC0 transmit data empty                            |
| 51h                    |                                   | RIIC0 transmit end                                   | RIIC0 transmit end                                   |

| Value of ELS[7:0] Bits | Peripheral Module           | RX210 (ELC)  | RX140 (ELC)                                      |
|------------------------|-----------------------------|--|--|
| 52h                    | Serial peripheral interface | RSPiO error (mode fault, overrun, or parity error)                           | —  |
| 53h                    |                             | RSPiO idle   | —  |
| 54h                    |                             | RSPiO receive data full  | —  |
| 55h                    |                             | RSPiO transmit data empty  | —  |
| 56h                    |                             | RSPiO transmit end (except during clock synchronous operation in slave mode) | —  |
| 58h                    | 12-bit A/D converter        | A/D conversion end signal of 12-bit A/D converter                            | S12AD A/D conversion end                         |
| 59h                    | Comparator B0               | Comparator B0 comparison result change                                       | Comparator B0 comparison result change           |
| 5Ah                    | Comparator B0 and B1        | Comparator B0/B1 common comparison result change                             | Comparator B0/B1 common comparison result change |
| 5Bh                    | Voltage detection circuit   | LVD1 voltage detection   | LVD1 voltage detection                           |
| 5Ch                    |                             | LVD2 voltage detection   | —  |
| 5Dh                    | DMA controller              | DMAC0 transfer end   | —  |
| 5Eh                    |                             | DMAC1 transfer end   | —  |
| 5Fh                    |                             | DMAC2 transfer end   | —  |
| 60h                    |                             | DMAC3 transfer end   | —  |
| 61h                    | Data transfer controller    | DTC transfer end   | DTC transfer end                                 |
| 62h                    | Clock generation circuit    | Clock generation circuit oscillation stop detection                          | —  |
| 63h                    | I/O ports                   | Input port group 1 input edge detection                                      | Input port group 1 input edge detection          |
| 64h                    |                             | Input port group 2 input edge detection                                      | —  |
| 65h                    |                             | Single input port 0 input edge detection                                     | Single input port 0 input edge detection         |
| 66h                    |                             | Single input port 1 input edge detection                                     | Single input port 1 input edge detection         |
| 67h                    |                             | Single input port 2 input edge detection                                     | —  |
| 68h                    |                             | Single input port 3 input edge detection                                     | —  |
| 69h                    | Event link controller       | Software event   | Software event                                   |
| 6Ah                    | Data operation circuit      | —  | DOC data operation condition met                 |

Settings other than the above are prohibited.

## 2.16 I/O Ports

Table 2.30 to Table 2.32 are comparative overviews of the I/O ports, Table 2.33 is a comparison of I/O port functions, and Table 2.34 is a comparison of I/O port registers.

**Table 2.30 Comparative Overview of I/O Ports (80-Pin)**

| Port Symbol | RX210 (80-Pin)         | RX140 (80-Pin)         |
|-------------|------------------------|------------------------|
| PORT0       | P03, P05, P07          | P03 to P07             |
| PORT1       | P12 to P17             | P12 to P17             |
| PORT2       | P20, P21, P26, P27     | P20, P21, P26, P27     |
| PORT3       | P30 to P32, P34 to P37 | P30 to P32, P34 to P37 |
| PORT4       | P40 to P47             | P40 to P47             |
| PORT5       | P54, P55               | P54, P55               |
| PORTA       | PA0 to PA6             | PA0 to PA6             |
| PORTB       | PB0 to PB7             | PB0 to PB7             |
| PORTC       | PC2 to PC7             | PC0 to PC7             |
| PORTD       | PD0 to PD2             | PD0 to PD2             |
| PORTE       | PE0 to PE5             | PE0 to PE5             |
| PORTG       | —                      | PG7                    |
| PORTH       | PH0 to PH3             | PH0 to PH3, PH6, PH7   |
| PORTJ       | PJ1                    | PJ1, PJ6, PJ7          |

**Table 2.31 Comparative Overview of I/O Ports (64-Pin)**

| Port Symbol | RX210 (64- and 69-Pin)    | RX140 (64-Pin)            |
|-------------|---------------------------|---------------------------|
| PORT0       | P03, P05                  | P03, P05                  |
| PORT1       | P14 to P17                | P14 to P17                |
| PORT2       | P26, P27                  | P26, P27                  |
| PORT3       | P30 to P32, P35 to P37    | P30 to P32, P35 to P37    |
| PORT4       | P40 to P44, P46           | P40 to P47                |
| PORT5       | P54, P55                  | P54, P55                  |
| PORTA       | PA0, PA1, PA3, PA4, PA6   | PA0, PA1, PA3, PA4, PA6   |
| PORTB       | PB0, PB1, PB3, PB5 to PB7 | PB0, PB1, PB3, PB5 to PB7 |
| PORTC       | PC2 to PC7                | PC0 to PC7                |
| PORTD       | —                         | —                         |
| PORTE       | PE0 to PE5                | PE0 to PE5                |
| PORTG       | —                         | PG7                       |
| PORTH       | PH0 to PH3                | PH0 to PH3, PH6*1, PH7*1  |
| PORTJ       | —                         | PJ6, PJ7                  |

Note: 1. A product with a ROM capacity of 64 KB is not equipped with this pin.

Table 2.32 Comparative Overview of I/O Ports (48-Pin)

| Port Symbol | RX210 (48-Pin)       | RX140 (48-Pin)         |
|-------------|----------------------|------------------------|
| PORT0       | —                    | —                      |
| PORT1       | P14 to P17           | P14 to P17             |
| PORT2       | P26, P27             | P26, P27               |
| PORT3       | P30, P31, P35 to P37 | P30, P31, P35 to P37   |
| PORT4       | P40 to P42, P46      | P40 to P42, P45 to P47 |
| PORTA       | PA1, PA3, PA4, PA6   | PA1, PA3, PA4, PA6     |
| PORTB       | PB0, PB1, PB3, PB5   | PB0, PB1, PB3, PB5     |
| PORTC       | PC4 to PC7           | PC0 to PC7             |
| PORTE       | PE1 to PE4           | PE1 to PE4             |
| PORTG       | —                    | PG7                    |
| PORTH       | PH0 to PH3           | PH0 to PH3             |
| PORTJ       | —                    | PJ6, PJ7               |

Table 2.33 Comparison of I/O Port Functions

| Item                       | Port Symbol   | RX210                | RX140                     |
|----------------------------|---------------|----------------------|---------------------------|
| Input pull-up function     | PORT0         | P00 to P03, P05, P07 | P03 to P07                |
|                            | PORT1         | P12 to P17           | P12 to P17                |
|                            | PORT2         | P20 to P27           | P20, P21, P26, P27        |
|                            | PORT3         | P30 to P34, P36, P37 | P30 to P32, P34, P36, P37 |
|                            | PORT4         | P40 to P47           | P40 to P47                |
|                            | PORT5         | P50 to P56           | P54, P55                  |
|                            | PORT6         | P60 to P67           | —                         |
|                            | PORT7         | P70 to P77           | —                         |
|                            | PORT8         | P80 to P83, P86, P87 | —                         |
|                            | PORT9         | P90 to P93           | —                         |
|                            | PORTA         | PA0 to PA7           | PA0 to PA6                |
|                            | PORTB         | PB0 to PB7           | PB0 to PB7                |
|                            | PORTC         | PC0 to PC7           | PC2 to PC7                |
|                            | PORTD         | PD0 to PD7           | PD0 to PD2                |
|                            | PORTE         | PE0 to PE7           | PE0 to PE5                |
|                            | PORTF         | PF5                  | —                         |
|                            | PORTG         | —                    | PG7                       |
| PORTH                      | PH0 to PH3    | PH0 to PH3           |                           |
| PORTJ                      | PJ1, PJ3, PJ5 | PJ1, PJ6, PJ7        |                           |
| PORTK                      | PK2 to PK5    | —                    |                           |
| PORTL                      | PL0, PL1      | —                    |                           |
| Open drain output function | PORT0         | P00 to P02           | —                         |
|                            | PORT1         | P12 to P17           | P12 to P17                |
|                            | PORT2         | P20 to P27           | P20, P21, P26, P27        |
|                            | PORT3         | P30 to P34, P36, P37 | P30 to P32, P34, P36, P37 |
|                            | PORT5         | P50 to P52, P54      | —                         |
|                            | PORT6         | P60, P61             | —                         |
|                            | PORT7         | P70, P74 to P77      | —                         |
|                            | PORT8         | P80 to P83           | —                         |
|                            | PORT9         | P90 to P93           | —                         |
|                            | PORTA         | PA0 to PA7           | PA0 to PA6                |
|                            | PORTB         | PB0 to PB7           | PB0 to PB7                |
| PORTC                      | PC0 to PC7    | PC2 to PC7           |                           |
| PORTD                      | —             | PD0 to PD2           |                           |

| Item                              | Port Symbol   | RX210                | RX140              |
|-----------------------------------|---------------|----------------------|--------------------|
| Open drain output function        | PORTE         | PE0 to PE7           | PE0 to PE3         |
|                                   | PORTG         | —                    | PG7                |
|                                   | PORTK         | PK2 to PK5           | —                  |
| Drive capacity switching function | PORT0         | P00 to P03, P05, P07 | —                  |
|                                   | PORT1         | P12 to P17           | —                  |
|                                   | PORT2         | P20 to P27           | —                  |
|                                   | PORT3         | P30 to P34, P36, P37 | —                  |
|                                   | PORT4         | P40 to P47           | —                  |
|                                   | PORT5         | P50 to P56           | —                  |
|                                   | PORT6         | P60 to P67           | —                  |
|                                   | PORT7         | P70, P71 to P77      | —                  |
|                                   | PORT8         | P80 to P83, P86, P87 | —                  |
|                                   | PORT9         | P90 to P93           | —                  |
|                                   | PORTA         | PA0 to PA7           | —                  |
|                                   | PORTB         | PB0 to PB7           | —                  |
|                                   | PORTC         | PC0 to PC7           | —                  |
|                                   | PORTD         | PD0 to PD7           | —                  |
|                                   | PORTE         | PE0 to PE7           | —                  |
|                                   | PORTF         | PF5                  | —                  |
|                                   | PORTH         | PH0 to PH3           | —                  |
| PORTJ                             | PJ1, PJ3, PJ5 | —                    |                    |
| PORTK                             | PK2 to PK5    | —                    |                    |
| PORTL                             | PL0, PL1      | —                    |                    |
| 5 V tolerant                      | PORT1         | P12, P13, P16, P17   | P12, P13, P16, P17 |

Table 2.34 Comparison of I/O Port Registers

| Register | Bit      | RX210  | RX140   |
|----------|----------|--|---|
| PDR      | B0 to B7 | Pm0 to Pm7 I/O select bits<br>(m = 0 to 9, A to F, H, J to L)  | Pm0 to Pm7 I/O select bits<br>(m = 0 to 5, A to E, G, H, J)   |
| PODR     | B0 to B7 | Pm0 to Pm7 output data store bits<br>(m = 0 to 9, A to F, H, J to L)   | Pm0 to Pm7 output data store bits<br>(m = 0 to 5, A to E, G, H, J)  |
| PIDR     | B0 to B7 | Pm0 to Pm7 bits<br>(m = 0 to 9, A to F, H, J to L)   | Pm0 to Pm7 bits<br>(m = 0 to 5, A to E, G, H, J)  |
| PMR      | B0 to B7 | Pm0 pin mode control bits<br>(m = 0 to 9, A to F, H, J to L)<br><br>0: Use pin as general I/O port.<br>1: Use pin as I/O port for peripheral function. | Pm0 to Pm7 pin mode control bits<br>(m = 0 to 5, A to E, G, H, J)<br><br>0: Use pin as general I/O port.<br>1: Use pin as I/O port for peripheral function.<br><br>PG7 only<br>0: Use pin as general I/O port.<br>1: Use pin as I/O port for MD function (initial value). |

| Register | Bit            | RX210   | RX140   |
|----------|----------------|---|---|
| ODR0     | B2, B3         | <p>Pm1 output type select bits<br/>(m = 0 to 3, 6 to 9, A to C, E, K)</p> <ul style="list-style-type: none"> <li>P01, P21, P31, P51, P61, P81, P91, PA1, PB1, and PC1</li> </ul> <p>b2<br/>0: CMOS output<br/>1: N-channel open-drain</p> <p>b3<br/>This bit is read as 0. The write value should be 0.</p> <ul style="list-style-type: none"> <li>PE1</li> </ul> <p>b3 b2<br/>0 0: CMOS output<br/>0 1: N-channel open-drain<br/>1 0: P-channel open-drain<br/>1 1: Hi-Z</p> | <p>Pm1 output type select bits<br/>(m = 1 to 3, A to E, J)</p> <ul style="list-style-type: none"> <li>P21, P31, PA1, PB1, and PD1</li> </ul> <p>b2<br/>0: CMOS output<br/>1: N-channel open-drain</p> <p>b3<br/>This bit is read as 0. The write value should be 0.</p> <ul style="list-style-type: none"> <li>PE1</li> </ul> <p>b3 b2<br/>0 0: CMOS output<br/>0 1: N-channel open-drain<br/>1 0: P-channel open-drain<br/>1 1: Hi-Z</p> |
| ODR1     | B0, B2, B4, B6 | <p>Pm4, Pm5, Pm6, and Pm7 output type select bits<br/>(m = 1 to 3, 5, 7, A to C, E, K)</p>  | <p>Pm4, Pm5, Pm6, and Pm7 output type select bits<br/>(m = 1 to 3, A to C, G)</p>   |
| PCR      | B0 to B7       | <p>Pm0 to Pm7 input pull-up resistor control bits<br/>(m = 0 to 9, A to F, H, J to L)</p>   | <p>Pm0 to Pm7 input pull-up resistor control bits<br/>(m = 0 to 5, A to E, G, H, J)</p>   |
| DSCR     | —              | Drive capacity control register   | —   |
| PSRA     | —              | —   | Port switching register A   |
| PSRB     | —              | —   | Port switching register B   |
| PRWCNTR  | —              | —   | Port read wait control register   |



## 2.17 Multi-Function Pin Controller

Table 2.35 is a comparison of the assignments of multiplexed pins, and Table 2.36 to Table 2.54 are comparisons of multi-function pin controller registers.

In the following comparison of the assignments of multiplexed pins, **blue text** designates pins that exist on the RX140 Group only and **orange text** pins that exist on the RX210 Group only. A circle (○) indicates that a function is assigned, a cross (×) that the pin does not exist or that no function is assigned, and grayed out items mean that the function is not implemented.

**Table 2.35 Comparison of Multiplexed Pin Assignments**

| Module/<br>Function            | Pin Function              | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|--------------------------------|---------------------------|--------------------|--------|--------|--------|--------|--------|--------|
|                                |                           |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| Interrupt                      | NMI (input)               | P35                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | IRQ0-DS (input)           | P30                | ○      | ○      | ○      |        |        |        |
|                                | IRQ0 (input)              | P30                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PD0                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | PH1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | IRQ1-DS (input)           | P31                | ○      | ○      | ○      |        |        |        |
|                                | IRQ1 (input)              | P31                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PD1                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | PH2                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | IRQ2-DS (input)           | P32                | ○      | ○      | ×      |        |        |        |
|                                | IRQ2 (input)              | P12                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | P32                | ×      | ×      | ×      | ○      | ○      | ×      |
|                                |                           | P36                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PD2                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                | IRQ3 (input)              | P13                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                | IRQ4-DS (input)           | PB1                | ○      | ○      | ○      |        |        |        |
|                                | IRQ4 (input)              | P14                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | P34                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | P37                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PB1                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                | IRQ5-DS (input)           | PA4                | ○      | ○      | ○      |        |        |        |
|                                | IRQ5 (input)              | P15                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PA4                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PE5                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                | IRQ6-DS (input)           | PA3                | ○      | ○      | ○      |        |        |        |
|                                | IRQ6 (input)              | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PA3                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                | IRQ7-DS (input)           | PE2                | ○      | ○      | ○      |        |        |        |
|                                | IRQ7 (input)              | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PE2                | ×      | ×      | ×      | ○      | ○      | ○      |
| Multi-function<br>timer unit 2 | MTIOC0A<br>(input/output) | P34                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | PB3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PC4                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                | MTIOC0B<br>(input/output) | P13                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | P15                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PA1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC0C<br>(input/output) | P32                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PB1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PC5                | ×      | ×      | ×      | ○      | ○      | ○      |

| Module/<br>Function            | Pin Function              | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|--------------------------------|---------------------------|--------------------|--------|--------|--------|--------|--------|--------|
|                                |                           |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| Multi-function<br>timer unit 2 | MTIOC0D<br>(input/output) | PA3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC1A<br>(input/output) | P20                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | PE4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC1B<br>(input/output) | P21                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | PB5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PE3                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                | MTIOC2A<br>(input/output) | P26                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PB5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC2B<br>(input/output) | P27                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PE5                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                | MTIOC3A<br>(input/output) | P14                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PC7                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PJ1                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                | MTIOC3B<br>(input/output) | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PA1                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PB7                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PC5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC3C<br>(input/output) | PH0                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PC6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PC6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC3D<br>(input/output) | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PA6                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PB0                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PB6                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC4A<br>(input/output) | PH1                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | P55                | ×      | ×      | ×      | ○      | ○      | ×      |
|                                |                           | PA0                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PB3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PE2                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIOC4B<br>(input/output) | PE4                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | P30                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | P54                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PC2                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PD1                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                | MTIOC4C<br>(input/output) | PE3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PA4                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PB1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PE1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | PE5                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                | MTIOC4D<br>(input/output) | PH2                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | P31                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                           | P55                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PA3                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                |                           | PC3                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                           | PD2                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                           | PE4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | PH3                       | ×                  | ×      | ×      | ○      | ○      | ○      |        |

| Module/<br>Function            | Pin Function   | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|--------------------------------|----------------|--------------------|--------|--------|--------|--------|--------|--------|
|                                |                |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| Multi-function<br>timer unit 2 | MTIC5U (input) | PA4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIC5V (input) | PA6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTIC5V (input) | PA3                | ×      | ×      | ×      | ○      | ○      | ○      |
|                                | MTIC5W (input) | PB0                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTCLKA (input) | P14                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PA4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTCLKB (input) | P15                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PA6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC7                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTCLKC (input) | PA1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | MTCLKD (input) | PA3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC5                | ○      | ○      | ○      | ○      | ○      | ○      |
| Port output<br>enable 2        | POE0# (input)  | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | POE1# (input)  | PB5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | POE2# (input)  | P34                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                | PA6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | POE3# (input)  | PB3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | POE8# (input)  | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | P30                | ○      | ○      | ○      | ○      | ○      | ○      |
| PE3                            |                | ○                  | ○      | ○      | ○      | ○      | ○      |        |
| 8-bit timer                    | TMO0 (output)  | PB3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PH1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMCI0 (input)  | P21                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                | PB1                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PH3                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMRI0 (input)  | P20                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                | PA4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PH2                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMO1 (output)  | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | P26                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMCI1 (input)  | P12                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                | P54                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMRI1 (input)  | PB5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMO2 (output)  | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC7                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMCI2 (input)  | P15                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | P31                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMRI2 (input)  | P14                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | PC5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMO3 (output)  | P13                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                | P32                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                |                | P55                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                | TMCI3 (input)  | P27                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                |                | P34                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                |                | PA6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                | TMRI3 (input)  | P30                | ○      | ○      | ○      | ○      | ○      | ○      |

| Module/<br>Function  | Pin Function   | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|--|--|--------------------|--------|--------|--------|--------|--------|--------|
|  |  |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| Serial<br>communications<br>interface                                    | RXD0 (input) /<br>SMISO0<br>(input/output) /<br>SSCL0<br>(input/output)  | P21                | ○*2    | ×      | ×      |        |        |        |
|  | TXD0 (output) /<br>SMOSI0<br>(input/output) /<br>SSDA0<br>(input/output) | P20                | ○*1    | ×      | ×      |        |        |        |
|  | RXD1 (input) /<br>SMISO1<br>(input/output) /<br>SSCL1<br>(input/output)  | P15                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | P30                | ○      | ○      | ○      | ○      | ○      | ○      |
|  | TXD1 (output) /<br>SMOSI1<br>(input/output) /<br>SSDA1<br>(input/output) | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | P26                | ○      | ○      | ○      | ○      | ○      | ○      |
|  | SCK1<br>(input/output)   | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | P27                | ○      | ○      | ○      | ○      | ○      | ○      |
|  | CTS1# (input) /<br>RTS1# (output) /<br>SS1# (input)                      | P14                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | P31                | ○      | ○      | ○      | ○      | ○      | ○      |
|  | RXD5 (input) /<br>SMISO5<br>(input/output) /<br>SSCL5<br>(input/output)  | PA2                | ○      | ×      | ×      | ○      | ×      | ×      |
|  |  | PA3                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | PC2                | ○      | ○      | ×      | ○      | ○      | ×      |
|  | TXD5 (output) /<br>SMOSI5<br>(input/output) /<br>SSDA5<br>(input/output) | PA4                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | PC3                | ○      | ○      | ×      | ○      | ○      | ×      |
|  | SCK5<br>(input/output)   | PA1                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|  | CTS5# (input) /<br>RTS5# (output) /<br>SS5# (input)                      | PA6                | ○      | ○      | ○      | ○      | ○      | ○      |
|  | RXD6 (input) /<br>SMISO6<br>(input/output) /<br>SSCL6<br>(input/output)  | PB0                | ○      | ○      | ○      | ○      | ○      | ○      |
|  |  | PD1                | ×      | ×      | ×      | ○      | ×      | ×      |
| TXD6 (output) /<br>SMOSI6<br>(input/output) /<br>SSDA6<br>(input/output) | P32  | ○                  | ○      | ×      | ○      | ○      | ×      |        |
|  | PB1  | ○                  | ○      | ○      | ○      | ○      | ○      |        |
|  | PD0  | ×                  | ×      | ×      | ○      | ×      | ×      |        |
| SCK6<br>(input/output)   | P34  | ○                  | ×      | ×      | ○      | ×      | ×      |        |
|  | PB3  | ○                  | ○      | ○      | ○      | ○      | ○      |        |
|  | PD2  | ×                  | ×      | ×      | ○      | ×      | ×      |        |

| Module/<br>Function                   | Pin Function  | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|---------------------------------------|---|--------------------|--------|--------|--------|--------|--------|--------|
|                                       |   |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| Serial<br>communications<br>interface | CTS6# (input) /<br>RTS6# (output) /<br>SS6# (input)   | PB2                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                       | RXD8 (input) /<br>SMISO8<br>(input/output) /<br>SSCL8<br>(input/output)   | PC6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                       | TXD8 (output) /<br>SMOSI8<br>(input/output) /<br>SSDA8<br>(input/output)  | PC7                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                       | SCK8<br>(input/output)  | PC5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                       | CTS8# (input) /<br>RTS8# (output) /<br>SS8# (input)   | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                       | RXD9 (input) /<br>SMISO9<br>(input/output) /<br>SSCL9<br>(input/output)   | PB6                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                       | TXD9 (output) /<br>SMOSI9<br>(input/output) /<br>SSDA9<br>(input/output)  | PB7                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                       | SCK9<br>(input/output)  | PB5                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                       | CTS9# (input) /<br>RTS9# (output) /<br>SS9# (input)   | PB4                | ○      | ×      | ×      | ○      | ○      | ×      |
|                                       | RXD12 (input) /<br>SMISO12<br>(input/output) /<br>SSCL12<br>(input/output) /<br>RXDX12 (input)                                    | PE2                | ○      | ○      | ○ *3   | ○      | ○      | ○ *3   |
|                                       | TXD12 (output) /<br>SMOSI12<br>(input/output) /<br>SSDA12<br>(input/output) /<br>TXDX12<br>(output) /<br>SIOX12<br>(input/output) | PE1                | ○      | ○      | ○ *4   | ○      | ○      | ×      |
|                                       | SCK12<br>(input/output)   | PE0                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                       | CTS12# (input) /<br>RTS12#<br>(output) /<br>SS12# (input)   | PE3                | ○      | ○      | ○ *5   | ○      | ○      | ○ *5   |

| Module/<br>Function               | Pin Function             | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|-----------------------------------|--------------------------|--------------------|--------|--------|--------|--------|--------|--------|
|                                   |                          |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| I <sup>2</sup> C bus<br>interface | SCL-DS<br>(input/output) | P16                | ○      | ○      | ○      |        |        |        |
|                                   | SCL<br>(input/output)    | P12                | ○      | ×      | ×      |        |        |        |
|                                   | SDA-DS<br>(input/output) | P17                | ○      | ○      | ○      |        |        |        |
|                                   | SDA<br>(input/output)    | P13                | ○      | ×      | ×      |        |        |        |
|                                   | SCL0<br>(input/output)   | P12                |        |        |        | ○      | ×      | ×      |
|                                   |                          | P16                |        |        |        | ○      | ○      | ○      |
|                                   | SDA0<br>(input/output)   | P13                |        |        |        | ○      | ×      | ×      |
| P17                               |                          |                    |        |        | ○      | ○      | ○      |        |
| Serial<br>peripheral<br>interface | RSPCKA<br>(input/output) | PA5                | ○      | ×      | ×      | ○      | ×      | ×      |
|                                   |                          | PB0                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   |                          | PC5                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | MOSIA<br>(input/output)  | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   |                          | PA6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   |                          | PC6                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | MISOA<br>(input/output)  | P17                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   |                          | PC7                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | SSLA0<br>(input/output)  | PA4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   |                          | PC4                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | SSLA1 (output)           | PA0                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                   | SSLA2 (output)           | PA1                | ○      | ○      | ○      | ○      | ○      | ○      |
| SSLA3 (output)                    | PA2                      | ○                  | ×      | ×      | ○      | ×      | ×      |        |
|                                   | PC2                      | ○                  | ○      | ×      | ○      | ○      | ×      |        |
| Realtime clock                    | RTCOUT (output)          | P16                | ○      | ○      | ×      | ○      | ○      | ○      |
|                                   |                          | P32                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                   | RTCIC0 (input)*6         | P30                | ○      | ○      | ×      |        |        |        |
|                                   | RTCIC1 (input)*6         | P31                | ○      | ○      | ×      |        |        |        |
| RTCIC2 (input)*6                  | P32                      | ○                  | ○      | ×      |        |        |        |        |
| 12-bit A/D<br>converter           | AN000 (input)*6          | P40                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | AN001 (input)*6          | P41                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | AN002 (input)*6          | P42                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | AN003 (input)*6          | P43                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                   | AN004 (input)*6          | P44                | ○      | ○      | ×      | ○      | ○      | ×      |
|                                   | AN005 (input)*6          | P45                | ○      | ×      | ×      | ○      | ○      | ○      |
|                                   | AN006 (input)*6          | P46                | ○      | ○      | ○      | ○      | ○      | ○      |
|                                   | AN007 (input)*6          | P47                | ○      | ×      | ×      | ○      | ○      | ○      |
|                                   | AN008 (input)*6          | PE0                | ○      | ○      | ×      |        |        |        |
|                                   | AN009 (input)*6          | PE1                | ○      | ○      | ○      |        |        |        |
|                                   | AN010 (input)*6          | PE2                | ○      | ○      | ○      |        |        |        |
|                                   | AN011 (input)*6          | PE3                | ○      | ○      | ○      |        |        |        |
|                                   | AN012 (input)*6          | PE4                | ○      | ○      | ○      |        |        |        |
|                                   | AN013 (input)*6          | PE5                | ○      | ○      | ×      |        |        |        |
|                                   | AN016 (input)            | PE0                |        |        |        | ○      | ○      | ×      |
|                                   | AN017 (input)            | PE1                |        |        |        | ○      | ○      | ○      |
|                                   | AN018 (input)            | PE2                |        |        |        | ○      | ○      | ○      |
| AN019 (input)                     | PE3                      |                    |        |        | ○      | ○      | ○      |        |
| AN020 (input)                     | PE4                      |                    |        |        | ○      | ○      | ○      |        |

| Module/<br>Function                                   | Pin Function          | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|---|-----------------------|--------------------|--------|--------|--------|--------|--------|--------|
|   |                       |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| 12-bit A/D<br>converter                               | AN021 (input)         | PE5                |        |        |        | ○      | ○      | ×      |
|   | AN024 (input)         | PD0                |        |        |        | ○      | ×      | ×      |
|   | AN025 (input)         | PD1                |        |        |        | ○      | ×      | ×      |
|   | AN026 (input)         | PD2                |        |        |        | ○      | ×      | ×      |
|   | ADTRG0# (input)       | P07                | ○      | ×      | ×      | ○      | ×      | ×      |
|   |                       | P16                | ○      | ○      | ○      | ○      | ○      | ○      |
| D/A converter   | DA0 (output)*6        | P03                | ○      | ○      | ×      | ○      | ○      | ×      |
|   | DA1 (output)*6        | P05                | ○      | ○      | ×      | ○      | ○      | ×      |
| Clock frequency<br>accuracy<br>measurement<br>circuit | CACREF (input)        | PA0                | ○      | ○      | ×      | ○      | ○      | ×      |
|   |                       | PC7                | ○      | ○      | ○      | ○      | ○      | ○      |
|   |                       | PH0                | ○      | ○      | ○      | ○      | ○      | ○      |
| Clock<br>generation<br>circuit                        | CLKOUT (output)       | PE3                |        |        |        | ○      | ○      | ○      |
|   |                       | PE4                |        |        |        | ○      | ○      | ○      |
| Comparator A  | CMPA1 (input)*6       | PE3                | ○      | ○      | ○      |        |        |        |
|   | CMPA2 (input)*6       | PE4                | ○      | ○      | ○      |        |        |        |
|   | CVREFA (input)*6      | PA1                | ○      | ○      | ○      |        |        |        |
|   | CMPB0 (input)*6       | PE1                | ○      | ○      | ○      | ○      | ○      | ○      |
|   | CVREFB0<br>(input)*6  | PE2                | ○      | ○      | ○      | ○      | ○      | ○      |
|   | CMPOB0 (output)       | PE5                |        |        |        | ○      | ○      | ×      |
|   | CMPB1 (input)*6       | PA3                | ○      | ○      | ○      | ○      | ○      | ○      |
|   | CVREFB1<br>(input)*6  | PA4                |        |        |        | ○      | ○      | ○      |
|   | CMPOB1 (output)       | PB1                |        |        |        | ○      | ○      | ○      |
| Low-power<br>timer                                    | LPTO (output)         | P26                |        |        |        | ○      | ○      | ○      |
|   |                       | PB3                |        |        |        | ○      | ○      | ○      |
|   |                       | PC7                |        |        |        | ○      | ○      | ○      |
| CAN module  | CTXD0 (output)        | P14                |        |        |        | ○      | ○      | ○      |
|   |                       | P54                |        |        |        | ○      | ○      | ×      |
|   | CRXD0 (input)         | P15                |        |        |        | ○      | ○      | ○      |
|   |                       | P55                |        |        |        | ○      | ○      | ×      |
| LVD voltage<br>detection input                        | CMPA2 (input)         | PE4                |        |        | ○      | ○      | ○      |        |
| CTSUS   | TS0<br>(input/output) | P32                |        |        |        | ○      | ○      | ×      |
|   | TS1<br>(input/output) | P31                |        |        |        | ○      | ○      | ○      |
|   | TS2<br>(input/output) | P30                |        |        |        | ○      | ○      | ○      |
|   | TS3<br>(input/output) | P27                |        |        |        | ○      | ○      | ○      |
|   | TS4<br>(input/output) | P26                |        |        |        | ○      | ○      | ○      |
|   | TS5<br>(input/output) | P15                |        |        |        | ○      | ○      | ○      |
|   | TS6<br>(input/output) | P14                |        |        |        | ○      | ○      | ○      |
|   | TS7<br>(input/output) | PH3                |        |        |        | ○      | ○      | ○      |

| Module/<br>Function | Pin Function           | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|---------------------|------------------------|--------------------|--------|--------|--------|--------|--------|--------|
|                     |                        |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| CTSU                | TS8<br>(input/output)  | PH2                |        |        |        | ○      | ○      | ○      |
|                     | TS9<br>(input/output)  | PH1                |        |        |        | ○      | ○      | ○      |
|                     | TS10<br>(input/output) | PH0                |        |        |        | ○      | ○      | ○      |
|                     | TS11<br>(input/output) | P55                |        |        |        | ○      | ○      | ×      |
|                     | TS12<br>(input/output) | P54                |        |        |        | ○      | ○      | ×      |
|                     | TS13<br>(input/output) | PC7                |        |        |        | ○      | ○      | ○      |
|                     | TS14<br>(input/output) | PC6                |        |        |        | ○      | ○      | ○      |
|                     | TS15<br>(input/output) | PC5                |        |        |        | ○      | ○      | ○      |
|                     | TS16<br>(input/output) | PC3                |        |        |        | ○      | ○      | ×      |
|                     | TS17<br>(input/output) | PC2                |        |        |        | ○      | ○      | ×      |
|                     | TS18<br>(input/output) | PB7                |        |        |        | ○      | ○      | ×      |
|                     | TS19<br>(input/output) | PB6                |        |        |        | ○      | ○      | ×      |
|                     | TS20<br>(input/output) | PB5                |        |        |        | ○      | ○      | ○      |
|                     | TS21<br>(input/output) | PB4                |        |        |        | ○      | ×      | ×      |
|                     | TS22<br>(input/output) | PB3                |        |        |        | ○      | ○      | ○      |
|                     | TS23<br>(input/output) | PB2                |        |        |        | ○      | ×      | ×      |
|                     | TS24<br>(input/output) | PB1                |        |        |        | ○      | ○      | ○      |
|                     | TS25<br>(input/output) | PB0                |        |        |        | ○      | ○      | ○      |
|                     | TS26<br>(input/output) | PA6                |        |        |        | ○      | ○      | ○      |
|                     | TS27<br>(input/output) | PA5                |        |        |        | ○      | ×      | ×      |
|                     | TS28<br>(input/output) | PA4                |        |        |        | ○      | ○      | ○      |
|                     | TS29<br>(input/output) | PA3                |        |        |        | ○      | ○      | ○      |
|                     | TS30<br>(input/output) | PA2                |        |        |        | ○      | ×      | ×      |
|                     | TS31<br>(input/output) | PA1                |        |        |        | ○      | ○      | ○      |
|                     | TS32<br>(input/output) | PA0                |        |        |        | ○      | ○      | ×      |
|                     | TS33<br>(input/output) | PE4                |        |        |        | ○      | ○      | ○      |



| Module/<br>Function | Pin Function           | Port<br>Allocation | RX210  |        |        | RX140  |        |        |
|---------------------|------------------------|--------------------|--------|--------|--------|--------|--------|--------|
|                     |                        |                    | 80-Pin | 64-Pin | 48-Pin | 80-Pin | 64-Pin | 48-Pin |
| CTSU                | TS34<br>(input/output) | PE3                |        |        |        | ○      | ○      | ○      |
|                     | TS35<br>(input/output) | PE2                |        |        |        | ○      | ○      | ○      |
|                     | TSCAP (—)              | PC4                |        |        |        | ○      | ○      | ○      |

- Notes:
1. SMOSI0 function not implemented.
  2. SMISO0 function not implemented.
  3. SMISO12 function not implemented.
  4. SMOSI12 function not implemented.
  5. SS12# function not implemented.
  6. Select general input for the relevant pin if this pin function is to be used.

**Table 2.36 Comparison of P0n Pin Function Control Register (P0nPFS)**

| Register | Bit | RX210 (n = 0 to 3, 5, 7)          | RX140 (n = 3, 5, 7) |
|----------|-----|-----------------------------------|---------------------|
| P00PFS   | —   | P00 pin function control register | —                   |
| P01PFS   | —   | P01 pin function control register | —                   |
| P02PFS   | —   | P02 pin function control register | —                   |

**Table 2.37 Comparison of P1n Pin Function Control Register (P1nPFS)**

| Register | Bit  | RX210 (n = 2 to 7)   | RX140 (n = 2 to 7)  |
|----------|--|--|---|
| P12PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0101b: TMCL1<br>1010b: RXD2/SMISO2/SSCL2<br>1111b: SCL  | Pin function select bits<br><br>00000b: Hi-Z<br>00101b: TMCL1<br><br>01111b: SCL  |
| P13PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0B<br>0011b: TIOCA5<br>0101b: TMO3<br>1010b: TXD2/SMOSI2/SSDA2<br>1111b: SDA                                    | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0B<br><br>00101b: TMO3<br><br>01111b: SDA  |
| P14PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC3A<br>0010b: MTCLKA<br>0011b: TIOCB5<br>0100b: TCLKA<br>0101b: TMRI2<br>1011b: CTS1#/RTS1#/SS1#                 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3A<br>00010b: MTCLKA<br><br>00101b: TMRI2<br>01011b: CTS1#/RTS1#/SS1#<br>10000b: CTXD0<br>11001b: TS6      |
| P15PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0B<br>0010b: MTCLKB<br>0011b: TIOCB2<br>0100b: TCLKB<br>0101b: TMCi2<br>1010b: RXD1/SMISO1/SSCL1<br>1011b: SCK3 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0B<br>00010b: MTCLKB<br><br>00101b: TMCi2<br>01010b: RXD1/SMISO1/SSCL1<br><br>10000b: CRXD0<br>11001b: TS5 |

| Register | Bit  | RX210 (n = 2 to 7)  | RX140 (n = 2 to 7)   |
|----------|--|---|--|
| P16PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC3C<br>0010b: MTIOC3D<br>0011b: TIOCB1<br>0100b: TCLKC<br>0101b: TMO2<br>0111b: RTCOUT<br>1001b: ADTRG0#<br>1010b: TXD1/SMOSI1/SSDA1<br>1011b: RXD3/SMISO3/SSCL3<br>1101b: MOSIA<br>1111b: SCL-DS | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3C<br>00010b: MTIOC3D<br><br>00101b: TMO2<br>00111b: RTCOUT<br>01001b: ADTRG0#<br>01010b: TXD1/SMOSI1/SSDA1<br><br>01101b: MOSIA<br>01111b: SCL |
| P17PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC3A<br>0010b: MTIOC3B<br>0011b: TIOCB0<br>0100b: TCLKD<br>0101b: TMO1<br>0111b: POE8#<br>1010b: SCK1<br>1011b: TXD3/SMOSI3/SSDA3<br>1101b: MISOA<br>1111b: SDA-DS                                 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3A<br>00010b: MTIOC3B<br><br>00101b: TMO1<br>00111b: POE8#<br>01010b: SCK1<br><br>01101b: MISOA<br>01111b: SDA                                  |

Table 2.38 Comparison of P2n Pin Function Control Register (P2nPFS)

| Register | Bit  | RX210 (n = 0 to 7)   | RX140 (n = 0, 1, 6, 7)   |
|----------|--|--|--|
| P20PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC1A<br>0011b: TIOCB3<br>0101b: TMRI0<br>1010b: TXD0/SMOSI0/SSDA0 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC1A<br><br>00101b: TMRI0 |
| P21PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC1B<br>0011b: TIOCA3<br>0101b: TMCIO<br>1010b: RXD0/SMISO0/SSCLO | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC1B<br><br>00101b: TMCIO |
| P22PFS   | —  | P22 pin function control register  | —  |
| P23PFS   | —  | P23 pin function control register  | —  |
| P24PFS   | —  | P24 pin function control register  | —  |
| P25PFS   | —  | P25 pin function control register  | —  |

| Register | Bit  | RX210 (n = 0 to 7)  | RX140 (n = 0, 1, 6, 7)  |
|----------|--|---|---|
| P26PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC2A<br>0101b: TMO1<br>1010b: TXD1/SMOSI1/SSDA1<br>1011b: CTS3#/RTS3#/SS3# | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC2A<br>00101b: TMO1<br>01010b: TXD1/SMOSI1/SSDA1<br><br>11001b: TS4<br>11011b: LPTO |
| P27PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC2A<br>0101b: TMO1<br>1010b: SCK1   | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC2B<br>00101b: TMCi3<br>01010b: SCK1<br><br>11001b: TS3                             |

Table 2.39 Comparison of P3n Pin Function Control Register (P3nPFS)

| Register | Bit  | RX210 (n = 0 to 4)  | RX140 (n = 0 to 2, 4, 6, 7)   |
|----------|--|---|---|
| P30PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4B<br>0101b: TMRI3<br>0111b: POE8#<br>1010b: RXD1/SMISO1/SSCL1                                 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4B<br>00101b: TMRI3<br>00111b: POE8#<br>01010b: RXD1/SMISO1/SSCL1<br>11001b: TS2         |
| P31PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4D<br>0101b: TMCi2<br><br>1011b: CTS1#/RTS1#/SS1#  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4D<br>00101b: TMCi2<br>01010b: RXD1/SMISO1/SSCL1<br><br>11001b: TS1                      |
| P32PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0C<br>0011b: TIOCC0<br>0101b: TMO3<br><br>1010b: TXD0/SMOSI0/SSDA0<br>1011b: TXD6/SMOSI6/SSDA6 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0C<br><br>00101b: TMO3<br>00111b: RTCOUT<br><br>01011b: TXD6/SMOSI6/SSDA6<br>11001b: TS0 |
| P33PFS   | —  | P33 pin function control register   | —   |

| Register | Bit  | RX210 (n = 0 to 4)   | RX140 (n = 0 to 2, 4, 6, 7)   |
|----------|--|--|---|
| P34PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0A<br>0101b: TMCI3<br>0111b: POE2#<br>1010b: SCK0<br>1011b: SCK6  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0A<br>00101b: <b>TMCI2</b><br>00111b: POE2#<br><br>01011b: SCK6  |
| P3nPFS   | ISEL   | Interrupt input function select bit<br><br>0: Not used as IRQn input pin<br>1: Used as IRQn input pin<br>P30: IRQ0- <b>DS</b><br>(145/144/100/80/69/64/48-pin)<br>P31: IRQ1- <b>DS</b><br>(145/144/100/80/69/64/48-pin)<br>P32: IRQ2- <b>DS</b><br>(145/144/100/80/69/64-pin)<br><b>P33: IRQ3-DS (145/144/100-pin)</b><br>P34: IRQ4 (145/144/100/80-pin) | Interrupt input function select bit<br><br>0: Not used as IRQn input pin<br>1: Used as IRQn input pin<br>P30: IRQ0 (80/64/48/32-pin)<br><br>P31: IRQ1 (80/64/48/32-pin)<br><br>P32: IRQ2 (80/64-pin)<br><br>P34: IRQ4 (80-pin)<br><b>P36: IRQ2 (80/64/48/32-pin)</b><br><b>P37: IRQ4 (80/64/48-pin)</b> |

Table 2.40 Comparison of P5n Pin Function Control Register (P5nPFS)

| Register | Bit  | RX210 (n = 0 to 2, 4 to 6)  | RX140 (n = 4, 5)  |
|----------|--|---|---|
| P50PFS   | —  | P50 pin function control register   | —   |
| P51PFS   | —  | P51 pin function control register   | —   |
| P52PFS   | —  | P52 pin function control register   | —   |
| P53PFS   | —  | P53 pin function control register   | —   |
| P54PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4B<br>0101b: TMCI1<br><b>1011b: CTS2#/RTS2#/SS2#</b> | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4B<br>00101b: TMCI1<br><br><b>10000b: CTXD0</b><br><b>11001b: TS12</b>       |
| P55PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br><br>0101b: TMO3  | Pin function select bits<br><br>00000b: Hi-Z<br><b>00001b: MTIOC4D</b><br>00101b: TMO3<br><br><b>10000b: CRXD0</b><br><b>11001b: TS11</b> |

Table 2.41 Comparison of P6n Pin Function Control Register (P6nPFS)

| Register | Bit | RX210 (n = 0, 1)                  | RX140 |
|----------|-----|-----------------------------------|-------|
| P6nPFS   | —   | P6n pin function control register | —     |

**Table 2.42 Comparison of P7n Pin Function Control Register (P7nPFS)**

| Register | Bit | RX210 (n = 0, 4 to 7)             | RX140 |
|----------|-----|-----------------------------------|-------|
| P7nPFS   | —   | P7n pin function control register | —     |

**Table 2.43 Comparison of P8n Pin Function Control Register (P8nPFS)**

| Register | Bit | RX210 (n = 0 to 3, 6, 7)          | RX140 |
|----------|-----|-----------------------------------|-------|
| P8nPFS   | —   | P8n pin function control register | —     |

**Table 2.44 Comparison of P9n Pin Function Control Register (P9nPFS)**

| Register | Bit | RX210 (n = 0 to 3)                | RX140 |
|----------|-----|-----------------------------------|-------|
| P9nPFS   | —   | P9n pin function control register | —     |

**Table 2.45 Comparison of PAn Pin Function Control Register (PANPFS)**

| Register | Bit  | RX210 (n = 0 to 7)  | RX140 (n = 0 to 6)  |
|----------|--|---|---|
| PA0PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4A<br>0011b: TIOCA0<br>0111b: CACREF<br>1101b: SSLA1                             | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4A<br><br>00111b: CACREF<br>01101b: SSLA1<br>11001b: TS32  |
| PA1PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0B<br>0010b: MTCLKC<br>0011b: TIOCB0<br>1010b: SCK5<br>1101b: SSLA2              | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0B<br>00010b: MTCLKC<br>00011b: MTIOC3B<br>01010b: SCK5<br>01101b: SSLA2<br>11001b: TS31               |
| PA2PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>1010b: RXD5/SMISO5/SSCL5<br>1101b: SSLA3   | Pin function select bits<br><br>00000b: Hi-Z<br>01010b: RXD5/SMISO5/SSCL5<br>01101b: SSLA3<br>11001b: TS30  |
| PA3PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0D<br>0010b: MTCLKD<br>0011b: TIOC0D<br>0100b: TCLKB<br>1010b: RXD5/SMISO5/SSCL5 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0D<br>00010b: MTCLKD<br>00011b: MTIOC4D<br>00100b: MTIC5V<br>01010b: RXD5/SMISO5/SSCL5<br>11001b: TS29 |

| Register | Bit  | RX210 (n = 0 to 7)  | RX140 (n = 0 to 6)   |
|----------|--|---|--|
| PA4PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIC5U<br>0010b: MTCLKA<br>0011b: TIOCA1<br>0101b: TMRIO<br>1010b: TXD5/SMOSI5/SSDA5<br>1101b: SSLA0                | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIC5U<br>00010b: MTCLKA<br>00011b: <b>MTIOC4C</b><br>00101b: TMRIO<br>01010b: TXD5/SMOSI5/SSDA5<br>01101b: SSLA0<br><b>11001b: TS28</b>                 |
| PA5PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br><b>0011b: TIOCB1</b><br>1101b: RSPCKA  | Pin function select bits<br><br>00000b: Hi-Z<br><br>01101b: RSPCKA<br><b>11001b: TS27</b>  |
| PA6PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIC5V<br>0010b: MTCLKB<br>0011b: TIOCA2<br>0101b: TMCI3<br>0111b: POE2#<br>1011b: CTS5#/RTS5#/SS5#<br>1101b: MOSIA | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIC5V<br>00010b: MTCLKB<br>00011b: <b>MTIOC3D</b><br>00101b: TMCI3<br>00111b: POE2#<br>01011b: CTS5#/RTS5#/SS5#<br>01101b: MOSIA<br><b>11001b: TS26</b> |
| PA7PFS   | —  | PA7 pin function control register   | —  |

Table 2.46 Comparison of P<sub>Bn</sub> Pin Function Control Register (P<sub>Bn</sub>PFS)

| Register | Bit  | RX210 (n = 0 to 7)   | RX140 (n = 0 to 7)   |
|----------|--|--|--|
| PB0PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIC5W<br><br><b>0011b: TIOCA3</b><br><b>1010b: RXD4/SMISO4/SSCL4</b><br>1011b: RXD6/SMISO6/SSCL6<br>1101b: RSPCKA               | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIC5W<br><b>00010b: MTIOC3D</b><br><br>01011b: RXD6/SMISO6/SSCL6<br>01101b: RSPCKA<br><b>11001b: TS25</b>                       |
| PB1PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0C<br>0010b: MTIOC4C<br><b>0011b: TIOCB3</b><br>0101b: TMCIO<br><b>1010b: TXD4/SMOSI4/SSDA4</b><br>1011b: TXD6/SMOSI6/SSDA6 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0C<br>00010b: MTIOC4C<br><br>00101b: TMCIO<br><br>01011b: TXD6/SMOSI6/SSDA6<br><b>10000b: CMPOB1</b><br><b>11001b: TS24</b> |

| Register | Bit  | RX210 (n = 0 to 7)  | RX140 (n = 0 to 7)  |
|----------|--|---|---|
| PB2PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0011b: TIOCC3<br>0100b: TCLKC<br>1011b: CTS4#/RTS4#/SS4#<br>1011b: CTS6#/RTS6#/SS6#  | Pin function select bits<br><br>00000b: Hi-Z<br><br>01011b: CTS6#/RTS6#/SS6#<br>11001b: TS23  |
| PB3PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC0A<br>0010b: MTIOC4A<br>0011b: TIOCD3<br>0100b: TCLKD<br>0101b: TMO0<br>0111b: POE3#<br>1010b: SCK4<br>1011b: SCK6 | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC0A<br>00010b: MTIOC4A<br><br>00101b: TMO0<br>00111b: POE3#<br><br>01011b: SCK6<br>11001b: TS22<br>11011b: LPTO |
| PB4PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0011b: TIOCA4<br>1011b: CTS9#/RTS9#/SS9#   | Pin function select bits<br><br>00000b: Hi-Z<br><br>01011b: CTS9#/RTS9#/SS9#<br>11001b: TS21  |
| PB5PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC2A<br>0010b: MTIOC1B<br>0011b: TIOCB4<br>0101b: TMR11<br>0111b: POE1#<br>1010b: SCK9                               | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC2A<br>00010b: MTIOC1B<br><br>00101b: TMR11<br>00111b: POE1#<br>01010b: SCK9<br>11011b: TS20                    |
| PB6PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC3D<br>0011b: TIOCA5<br>1010b: RXD9/SMISO9/SSCL9  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3D<br><br>01010b: RXD9/SMISO9/SSCL9<br>11001b: TS19  |
| PB7PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC3B<br>0011b: TIOCB5<br>1010b: TXD9/SMOSI9/SSDA9  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3B<br><br>01010b: TXD9/SMOSI9/SSDA9<br>11001b: TS18  |



Table 2.47 Comparison of PCn Pin Function Control Register (PCnPFS)

| Register | Bit  | RX210 (n = 0 to 7)  | RX140 (n = 2 to 7)  |
|----------|--|---|---|
| PC0PFS   | —  | PC0 pin function select register  | —   |
| PC1PFS   | —  | PC1 pin function select register  | —   |
| PC2PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br>0000b: Hi-Z<br>0001b: MTIOC4B<br>0011b: TCLKA<br>1010b: RXD5/SMISO5/SSCL5<br>1101b: SSLA3   | Pin function select bits<br>00000b: Hi-Z<br>00001b: MTIOC4B<br><br>01010b: RXD5/SMISO5/SSCL5<br>01101b: SSLA3<br>11001b: TS17   |
| PC3PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br>0000b: Hi-Z<br>0001b: MTIOC4D<br>0011b: TCLKB<br>1010b: TXD5/SMOSI5/SSDA5   | Pin function select bits<br>00000b: Hi-Z<br>00001b: MTIOC4D<br><br>01010b: TXD5/SMOSI5/SSDA5<br>11001b: TS16  |
| PC4PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br>0000b: Hi-Z<br>0001b: MTIOC3D<br>0010b: MTCLKC<br><br>0101b: TMC1<br>0111b: POE0#<br>1010b: SCK5<br>1011b: CTS8#/RTS8#/SS8#<br>1101b: SSLA0 | Pin function select bits<br>00000b: Hi-Z<br>00001b: MTIOC3D<br>00010b: MTCLKC<br>00011b: MTIOC0A<br>00101b: TMC1<br>00111b: POE0#<br>01010b: SCK5<br>01011b: CTS8#/RTS8#/SS8#<br>01101b: SSLA0<br>11001b: TSCAP |
| PC5PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br>0000b: Hi-Z<br>0001b: MTIOC3B<br>0010b: MTCLKD<br><br>0101b: TMR12<br>1010b: SCK8<br>1101b: RSPCKA  | Pin function select bits<br>00000b: Hi-Z<br>00001b: MTIOC3B<br>00010b: MTCLKD<br>00011b: MTIOC0C<br>00101b: TMR12<br>01010b: SCK8<br>01101b: RSPCKA<br>11001b: TS15   |
| PC6PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br>0000b: Hi-Z<br>0001b: MTIOC3C<br>0010b: MTCLKA<br>0101b: TMC12<br>1010b: RXD8/SMISO8/SSCL8<br>1101b: MOSIA                                  | Pin function select bits<br>00000b: Hi-Z<br>00001b: MTIOC3C<br>00010b: MTCLKA<br>00101b: TMC12<br>01010b: RXD8/SMISO8/SSCL8<br>01101b: MOSIA<br>11001b: TS14  |

| Register | Bit  | RX210 (n = 0 to 7)   | RX140 (n = 2 to 7)  |
|----------|--|--|---|
| PC7PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC3A<br>0010b: MTCLKB<br>0101b: TMO2<br>0111b: CACREF<br>1010b: TXD8/SMOSI8/SSDA8<br>1101b: MISOA | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3A<br>00010b: MTCLKB<br>00101b: TMO2<br>00111b: CACREF<br>01010b: TXD8/SMOSI8/SSDA8<br>01101b: MISOA<br>11001b: TS13<br>11011b: LPTO |

Table 2.48 Comparison of PDn Pin Function Control Register (PDnPFS)

| Register | Bit  | RX210 (n = 0 to 7)   | RX140 (n = 0 to 2)  |
|----------|--|--|---|
| PD0PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | —  | PD0 pin function select register  |
| PD1PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4B  | Pin function select bits<br><br>00000b: Hi-Z<br><br>01011b: TXD6/SMOSI6/SSDA6   |
| PD2PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4D  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4D<br>01011b: SCK6   |
| PD3PFS   | —  | PD3 pin function select register   | —   |
| PD4PFS   | —  | PD4 pin function select register   | —   |
| PD5PFS   | —  | PD5 pin function select register   | —   |
| PD6PFS   | —  | PD6 pin function select register   | —   |
| PD7PFS   | —  | PD7 pin function select register   | —   |
| PDnPFS   | ISEL   | Interrupt input function select bit<br><br>0: Not used as IRQn input pin<br>1: Used as IRQn input pin<br>PD0: IRQ0 (145/144/100/80-pin)<br>PD1: IRQ1 (145/144/100/80-pin)<br>PD2: IRQ2 (145/144/100/80-pin)<br>PD3: IRQ3 (145/144/100-pin)<br>PD4: IRQ4 (145/144/100-pin)<br>PD5: IRQ5 (145/144/100-pin)<br>PD6: IRQ6 (145/144/100-pin)<br>PD7: IRQ7 (145/144/100-pin) | Interrupt input function select bit<br><br>0: Not used as IRQn input pin<br>1: Used as IRQn input pin<br>PD0: IRQ0 (80-pin)<br>PD1: IRQ1 (80-pin)<br>PD2: IRQ2 (80-pin) |
| PDnPFS   | ASEL   | —  | Analog function select bit  |

**Table 2.49 Comparison of PEn Pin Function Control Register (PEnPFS)**

| Register | Bit  | RX210 (n = 0 to 7)  | RX140 (n = 0 to 5)   |
|----------|--|---|--|
| PE3PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4B<br><br>0111b: POE8#<br><br>1100b: CTS12#/RTS12#/SS12#   | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4B<br>00010b: MTIOC1B<br>00111b: POE8#<br>01001b: CLKOUT<br>01100b: CTS12#/RTS12#/SS12#<br>11001b: TS34 |
| PE4PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4D<br>0010b: MTIOC1A   | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4D<br>00010b: MTIOC1A<br>00011b: MTIOC4A<br>01001b: CLKOUT<br>11001b: TS33                              |
| PE5PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br>0001b: MTIOC4C<br>0010b: MTIOC2B   | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4C<br>00010b: MTIOC2B<br>10000b: CMPOB0   |
| PE6PFS   | —  | PE6 pin function control register   | —  |
| PEnPFS   | ISEL   | Interrupt input function select bit<br><br>0: Not used as IRQn input pin<br>1: Used as IRQn input pin<br>PE2: IRQ7-DS<br>(145/144/100/80/69/64/48-pin)<br>PE5: IRQ5<br>(145/144/100/80/69/64-pin)<br>PE6: IRQ6 (145/144/100-pin)<br>PE7: IRQ7 (145/144/100-pin) | Interrupt input function select bit<br><br>0: Not used as IRQn input pin<br>1: Used as IRQn input pin<br>PE2: IRQ7 (80/64/48/32-pin)<br><br>PE5: IRQ5 (80/64-pin)    |

| Register | Bit  | RX210 (n = 0 to 7)   | RX140 (n = 0 to 5)   |
|----------|------|--|--|
| PEnPFS   | ASEL | Analog function select bit<br><br>0: Used as other than as analog pin<br>1: Used as analog pin<br>PE0: AN008<br>(145/144/100/80/69/64-pin)<br>PE1: AN009, CMPB0<br>(145/144/100/80/69/64/48-pin)<br>PE2: AN010, CVREFB0<br>(145/144/100/80/69/64/48-pin)<br>PE3: AN011, CMPA1<br>(145/144/100/80/69/64/48-pin)<br>PE4: AN012, CMPA2<br>(145/144/100/80/69/64/48-pin)<br>PE5: AN013<br>(145/144/100/80/69/64-pin)<br>PE6: AN014 (145/144/100-pin)<br>PE7: AN015 (145/144/100-pin) | Analog function select bit<br><br>0: Used as other than as analog pin<br>1: Used as analog pin<br>PE0: AN016 (80/64-pin)<br><br>PE1: AN017, CMPB0<br>(80/64/48/32-pin)<br>PE2: AN018, CVREFB0<br>(80/64/48/32-pin)<br>PE3: AN019<br>(80/64/48/32-pin)<br>PE4: AN020, CMPA2<br>(80/64/48/32-pin)<br>PE5: AN021<br>(80/64-pin) |

Table 2.50 Comparison of PF5 Pin Function Control Register (PFnPFS)

| Register | Bit | RX210 (n = 0 to 3)                | RX140 |
|----------|-----|-----------------------------------|-------|
| PF5PFS   | —   | PF5 pin function control register | —     |

Table 2.51 Comparison of PHn Pin Function Control Register (PHnPFS)

| Register | Bit  | RX210 (n = 0 to 3)   | RX140 (n = 0 to 3)  |
|----------|--|--|---|
| PH0PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br><br>0111b: CACREF | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3B<br>00111b: CACREF<br>11001b: TS10 |
| PH1PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br><br>0101b: TMO0   | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC3D<br>00101b: TMO0<br>11001b: TS9    |
| PH2PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br><br>0101b: TMRIO  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4C<br>00101b: TMRIO<br>11001b: TS8   |
| PH3PFS   | PSEL[3:0]<br>(RX210)<br>PSEL[4:0]<br>(RX140) | Pin function select bits<br><br>0000b: Hi-Z<br><br>0101b: TMCIO  | Pin function select bits<br><br>00000b: Hi-Z<br>00001b: MTIOC4D<br>00101b: TMCIO<br>11001b: TS7   |

**Table 2.52 Comparison of P<sub>J</sub>n Pin Function Control Register (P<sub>J</sub>nPFS)**

| Register | Bit  | RX210 (n = 1, 3)                  | RX140 (n = 1, 6, 7)        |
|----------|------|-----------------------------------|----------------------------|
| PJ3PFS   | —    | PJ3 pin function control register | —                          |
| PJ3PFS   | ASEL | —                                 | Analog function select bit |

**Table 2.53 Comparison of P<sub>K</sub>n Pin Function Control Register (P<sub>K</sub>nPFS)**

| Register | Bit | RX210 (n = 1, 3)                  | RX140 (n = 1, 6, 7) |
|----------|-----|-----------------------------------|---------------------|
| PKnPFS   | —   | PKn pin function control register | —                   |

**Table 2.54 Comparisons of Multi-Function Pin Controller Registers**

| Register | Bit | RX210                            | RX140 |
|----------|-----|----------------------------------|-------|
| PFCSE    | —   | CS output enable register        | —     |
| PFAOE0   | —   | Address output enable register 0 | —     |
| PFAOE1   | —   | Address output enable register 1 | —     |
| PFBCR0   | —   | External bus control register 0  | —     |
| PFBCR1   | —   | External bus control register 1  | —     |

## 2.18 Port Output Enable 2

Table 2.55 is a comparative overview of the port output enable 2 modules.

**Table 2.55 Comparative Overview of Port Output Enable 2 Modules**

| Item   | RX210 (POE2a)  | RX140 (POE2a)   |
|--|--|---|
| High-impedance control by input level detection      | <ul style="list-style-type: none"> <li>Ability to specify falling-edge detection or sampling of the low level 16 times at PCLK/8, PCLK/16, or PCLK/128 clock cycles for each of the POE0# to POE3# and POE8# input pins</li> <li>Ability to put pins for complementary PWM output from the MTU in the high-impedance state on detection of falling edges or sampling of the low level on the POE0# to POE3# pins</li> <li>Ability to put pins for output from MTU0 in the high-impedance state on detection of falling edges or sampling of the low level on the POE8# pin.</li> </ul> | <ul style="list-style-type: none"> <li>Ability to specify falling-edge detection or sampling of the low level 16 times at PCLK/8, PCLK/16, or PCLK/128 clock cycles for each of the POE0# to POE3#, and POE8# input pins</li> <li>Ability to put pins for complementary PWM output from the MTU in the high-impedance state on detection of falling edges or sampling of the low level on the POE0# to POE3# pins</li> <li>Ability to put pins for output from MTU0 in the high-impedance state on detection of falling edges or sampling of the low level on the POE8# pin.</li> </ul> |
| High-impedance control by output level comparison    | Ability to compare levels output on pins for complementary PWM output from the MTU and put them in the high-impedance state when simultaneous output of the active level continues for one or more cycles of the PCLK clock  | Ability to compare levels output on pins for complementary PWM output from the MTU and put them in the high-impedance state when simultaneous output of the active level continues for one or more cycles of the PCLK clock   |
| High-impedance control by oscillation stop detection | Ability to put pins for complementary PWM output from the MTU and output pins for MTU0 in the high-impedance state when oscillation by the clock generation circuit stops  | Ability to put pins for complementary PWM output from the MTU and output pins for MTU0 in the high-impedance state when oscillation by the clock generation circuit stops   |
| High-impedance control by software (registers)       | Ability to put pins for complementary PWM output from the MTU and output pins for MTU0 in the high-impedance state by writing to the POE registers   | Ability to put pins for complementary PWM output from the MTU and output pins for MTU0 in the high-impedance state by writing to the POE registers  |
| High-impedance control by event signals              | Ability to put pins for complementary PWM output from the MTU and output pins for MTU0 in the high-impedance state in response to an event signal from the event link controller (ELC)   | —   |
| Interrupts   | Ability to generate interrupts in response to the results of POE0# to POE3# and POE8# input-level detection or MTU complementary PWM output-level comparison   | Ability to generate interrupts in response to the results of POE0# to POE3#, and POE8# input-level detection or MTU complementary PWM output-level comparison   |

## 2.19 Compare Match Timer

Table 2.56 is a comparative overview of the compare match timers, and Table 2.57 is a comparison of compare match timer registers.

**Table 2.56 Comparative Overview of Compare Match Timers**

| Item                           | RX210 (CMT)  | RX140 (CMT)  |
|--------------------------------|--|--|
| Number of channels             | 4 channels   | 2 channels   |
| Count clocks                   | Four frequency-divided clocks: One clock from among PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected individually for each channel.                                   | Four frequency-divided clocks: One clock from among PCLK/8, PCLK/32, PCLK/128, and PCLK/512 can be selected individually for each channel.                                   |
| Interrupt                      | A compare match interrupt can be requested for each channel.   | A compare match interrupt can be requested for each channel.   |
| Event link function (output)   | Event signal output at CMT1 compare match  | Event signal output at CMT1 compare match  |
| Event link function (input)    | <ul style="list-style-type: none"> <li>Support for linked operation of specified module</li> <li>Support for CMT1 counter start, event counter, and count restart</li> </ul> | <ul style="list-style-type: none"> <li>Support for linked operation of specified module</li> <li>Support for CMT1 counter start, event counter, and count restart</li> </ul> |
| Low power consumption function | Ability to specify module stop state for each unit   | Ability to specify module stop state for each unit   |

**Table 2.57 Comparison of Compare Match Timer Registers**

| Register | Bit | RX210 (CMT)                          | RX140 (CMT) |
|----------|-----|--------------------------------------|-------------|
| CMSTR1   | —   | Compare match timer start register 1 | —           |

## 2.20 Realtime Clock

Table 2.58 is a comparative overview of realtime clocks, and Table 2.59 is a comparison of realtime clock registers.

**Table 2.58 Comparative Overview of Realtime Clocks**

| Item                         | RX210 (RTCb)   | RX140 (RTCB)  |
|------------------------------|--|---|
| Count modes                  | Calendar count mode  | Calendar count mode/ <b>binary count mode</b>   |
| Count source                 | Sub-clock (XCIN)   | Sub-clock (XCIN)  |
| Clock and calendar functions | <ul style="list-style-type: none"> <li>Year, month, date, day-of-week, hour, minute, second are counted, BCD display</li> <li>Indicates the state of the sub-seconds range as 1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, or 64 Hz in binary.</li> <li>12 hours/24 hours mode switching function</li> <li>Start/stop function</li> <li>30-second adjustment function (Fewer than 30 seconds is rounded down to 00 seconds, and 30 seconds or more is rounded up to one minute.)</li> <li>Automatic leap year adjustment function</li> <li>1 Hz clock output</li> <li>Time error adjustment function</li> </ul> | <ul style="list-style-type: none"> <li>Calendar count mode                             <ul style="list-style-type: none"> <li>Year, month, date, day-of-week, hour, minute, second are counted, BCD display</li> <li>12 hours/24 hours mode switching function</li> <li>30 seconds adjustment function (a number less than 30 is rounded down to 00 seconds, and 30 seconds or more are rounded up to one minute)</li> <li>Automatic adjustment function for leap years</li> </ul> </li> <li><b>Binary count mode</b><br/>Count seconds in 32 bits, binary display</li> <li>Common to both modes                             <ul style="list-style-type: none"> <li>Start/stop function</li> <li><b>The sub-second digit is displayed in binary units (1 Hz, 2 Hz, 4 Hz, 8 Hz, 16 Hz, 32 Hz, or 64 Hz).</b></li> <li>Clock error correction function</li> <li>Clock (1 Hz/<b>64 Hz</b>) output</li> </ul> </li> </ul> |
| Interrupts                   | <ul style="list-style-type: none"> <li>Alarm interrupt (ALM)<br/>Comparison with year, month, date, day of the week, hour, minute, or second can be selected as the condition for the alarm interrupt.</li> <li>Periodic interrupt (PRD)<br/>2 seconds, 1 second, 1/2 second, 1/4 second, 1/8 second, 1/16 second, 1/32 second, 1/64 second, or 1/256 second can be selected as an interrupt period.</li> </ul>  | <ul style="list-style-type: none"> <li>Alarm interrupt (ALM)<br/>As an alarm interrupt condition, selectable which of the below is compared with:                             <ul style="list-style-type: none"> <li>Calendar count mode: Year, month, date, day-of-week, hour, minute, or second can be selected</li> <li><b>Binary count mode: Each bit of the 32-bit binary counter</b></li> </ul> </li> <li>Periodic interrupt (PRD)<br/>2 seconds, 1 second, 1/2 second, 1/4 second, 1/8 second, 1/16 second, 1/32 second, 1/64 second, or 1/256 second can be selected as an interrupt period.</li> </ul>   |



| Item                  | RX210 (RTCb)  | RX140 (RTCB)  |
|-----------------------|---|---|
| Interrupts            | <ul style="list-style-type: none"> <li>• Carry interrupt (CUP)<br/>Indicates occurrence of a carry to the seconds counter or a carry to the 64 Hz counter during reading of the 64 Hz counter.</li> <br/> <li>• Recovery from software standby mode or <b>deep software standby mode</b> can be performed by an alarm interrupt or periodic interrupt.</li> </ul> | <ul style="list-style-type: none"> <li>• Carry interrupt (CUP)<br/>An interrupt is generated at either of the following timings:                             <ul style="list-style-type: none"> <li>— When a carry from the 64 Hz counter to the second counter is generated.</li> <li>— When the 64-Hz counter is changed and the R64CNT register is read at the same time.</li> </ul> </li> <li>• Recovery from software standby mode can be performed by an alarm interrupt or periodic interrupt</li> </ul> |
| Time-capture function | <p>The times when any of three event signals are input can be captured.<br/>The month, date, hour, minute, and second are captured for each event.</p>  | —   |
| Event link function   | Periodic event output   | —   |

Table 2.59 Comparison of Realtime Clock Registers

| Register             | Bit   | RX210 (RTCe)                                 | RX140 (RTCc)  |
|----------------------|-------|--|---|
| RSECCNT/<br>BCNT0    | —     | Second counter                               | Second counter/binary counter 0                                   |
| RMINCNT/<br>BCNT1    | —     | Minute counter                               | Minute counter/binary counter 1                                   |
| RHRCNT/<br>BCNT2     | —     | Hour counter                                 | Hour counter/binary counter 2                                     |
| RWKCNT/<br>BCNT3     | —     | Day-of-week counter                          | Day-of-week counter/binary counter 3                              |
| RSECAR/<br>BCNT0AR   | —     | Second alarm register                        | Second alarm register/binary counter 0 alarm register             |
| RMINAR/<br>BCNT1AR   | —     | Minute alarm register                        | Minute alarm register/binary counter 1 alarm register             |
| RHRAR/<br>BCNT2AR    | —     | Hour alarm register                          | Hour alarm register/binary counter 2 alarm register               |
| RWKAR/<br>BCNT3AR    | —     | Day-of-week alarm register                   | Day-of-week alarm register/binary counter 3 alarm register        |
| RDAYAR/<br>BCNT0AER  | —     | Date alarm register                          | Date alarm register/binary counter 0 alarm enable register        |
| RMONAR/<br>BCNT1AER  | —     | Month alarm register                         | Month alarm register/binary counter 1 alarm enable register       |
| RYRAR/<br>BCNT2AER   | —     | Year alarm register                          | Year alarm register/binary counter 2 alarm enable register        |
| RYRAREN/<br>BCNT3AER | —     | Year alarm enable register                   | Year alarm enable register/binary counter 3 alarm enable register |
| RCR2                 | CNTMD | —  | Count mode select bit   |
| RCR3                 | —     | RTC control register 3                       | —   |
| RTCCRy               | —     | Time capture control register y (y = 0 to 2) | —   |
| RSECCPy              | —     | Second capture register y (y = 0 to 2)       | —   |
| RMINCPy              | —     | Minute capture register y (y = 0 to 2)       | —   |
| RHRCPy               | —     | Hour capture register y (y = 0 to 2)         | —   |
| RDAYCPy              | —     | Date capture register y (y = 0 to 2)         | —   |
| RMONCPy              | —     | Month capture register y (y = 0 to 2)        | —   |

## 2.21 Independent Watchdog Timer

Table 2.60 is a comparative overview of the independent watchdog timers, and Table 2.61 is a comparison of independent watchdog timer registers.

**Table 2.60 Comparative Overview of Independent Watchdog Timers**

| Item                                | RX210 (IWDTa)  | RX140 (IWDTa)  |
|-------------------------------------|--|--|
| Count source                        | IWDT-dedicated clock (IWDTCLK)   | IWDT-dedicated clock (IWDTCLK)   |
| Clock division ratio                | Divide by 1, 16, 32, 64, 128, or 256   | Divide by 1, 16, 32, 64, 128, or 256   |
| Counter operation                   | Counting down using a 14-bit down-counter  | Counting down using a 14-bit down-counter  |
| Conditions for starting the counter | <ul style="list-style-type: none"> <li>Counting automatically starts after a reset (auto-start mode)</li> <li>Counting is started (register start mode) by refreshing the counter (writing 00h and then FFh to the IWDTRR register).</li> </ul>  | <ul style="list-style-type: none"> <li>Auto-start mode: Counting starts automatically after a reset.</li> <li>Register start mode: Counting is started by refreshing the counter (writing 00h and then FFh to the IWDTRR register).</li> </ul>                   |
| Conditions for stopping the counter | <ul style="list-style-type: none"> <li>Reset (the down-counter and other registers return to their initial values)</li> <li>A counter underflows or a refresh error is generated<br/>Counting restarts (in auto-start mode, counting automatically restarts after a reset or after a non-maskable interrupt request is output. In register start mode, counting restarts after refreshing.)</li> </ul> | <ul style="list-style-type: none"> <li>Reset (the down-counter and other registers return to their initial values)</li> <li>Low power consumption state (by means of register setting)</li> <li>Underflow or refresh error (register start mode only)</li> </ul> |
| Window function                     | Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)   | Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods)   |
| Reset output sources                | <ul style="list-style-type: none"> <li>Down-counter underflows</li> <li>Refreshing outside the refresh-permitted period (refresh error)</li> </ul>   | <ul style="list-style-type: none"> <li>Down-counter underflows</li> <li>Refreshing outside the refresh-permitted period (refresh error)</li> </ul>   |
| Non-maskable interrupt sources      | <ul style="list-style-type: none"> <li>A non-maskable interrupt (WUNI) is generated when the down-counter underflows.</li> <li>When refreshing is done outside the refresh-permitted period (refresh error)</li> </ul>   | <ul style="list-style-type: none"> <li>Down-counter underflows</li> <li>When refreshing is done outside the refresh-permitted period (refresh error)</li> </ul>  |
| Reading the counter value           | The down-counter value can be read by the IWDTSR register.   | The down-counter value can be read by the IWDTSR register.   |
| Event link function (output)        | <ul style="list-style-type: none"> <li>Down-counter underflow event output</li> <li>Refresh error event output</li> </ul>  | —  |
| Output signals (internal signals)   | <ul style="list-style-type: none"> <li>Reset output</li> <li>Interrupt request output</li> <li>Sleep mode count stop control output</li> </ul>   | <ul style="list-style-type: none"> <li>Reset output</li> <li>Interrupt request output</li> <li>Sleep mode count stop control output</li> </ul>   |

| Item  | RX210 (IWDTa)  | RX140 (IWDTa)  |
|---|--|--|
| Auto-start mode<br>(controlled by option function select register 0 (OFS0)) | <ul style="list-style-type: none"> <li>• Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits)</li> <li>• Selecting the timeout period of the watchdog timer (OFS0.IWDTTOPS[1:0] bits)</li> <li>• Selecting the window start position in the watchdog timer (OFS0.IWDTRPSS[1:0]bits)</li> <li>• Selecting the window end position in the watchdog timer (OFS0.IWDTRPES[1:0]bits)</li> <li>• Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit)</li> <li>• Selecting the down-count stop function at transition to sleep mode, software standby mode, <b>deep software standby mode</b>, or <b>all-module clock stop mode</b> (OFS0.IWDTSLCSTP bit)</li> </ul> | <ul style="list-style-type: none"> <li>• Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits)</li> <li>• Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits)</li> <li>• Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0]bits)</li> <li>• Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPES[1:0]bits)</li> <li>• Selecting the reset output or interrupt request output (OFS0.IWDTRSTIRQS bit)</li> <li>• Selecting the down-count stop function at transition to sleep mode, software standby mode, or <b>deep sleep mode</b> (OFS0.IWDTSLCSTP bit)</li> </ul> |
| Register start mode<br>(controlled by the IWDT registers)                   | <ul style="list-style-type: none"> <li>• Selecting the clock frequency division ratio after refreshing (IWDTCR.CKS[3:0] bits)</li> <li>• Selecting the timeout period of the watchdog timer (IWDTCR.TOPS[1:0] bits)</li> <li>• Selecting the window start position in the watchdog timer (IWDTCR.RPSS[1:0] bits)</li> <li>• Selecting the window end position in the watchdog timer (IWDTCR.RPES[1:0] bits)</li> <li>• Selecting the reset output or interrupt request output (IWDTCR.RSTIRQS bit)</li> <li>• Selecting the down-count stop function at transition to sleep mode, software standby mode, <b>deep software standby mode</b>, or <b>all-module clock stop mode</b> (IWDTCSTPR.SLCSTP bit)</li> </ul>     | <ul style="list-style-type: none"> <li>• Selecting the clock frequency division ratio after refreshing (IWDTCR.CKS[3:0] bits)</li> <li>• Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits)</li> <li>• Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits)</li> <li>• Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits)</li> <li>• Selecting the reset output or interrupt request output (IWDTCR.RSTIRQS bit)</li> <li>• Selecting the down-count stop function at transition to sleep mode, software standby mode, or <b>deep sleep mode</b> (IWDTCSTPR.SLCSTP bit)</li> </ul>     |

**Table 2.61 Comparison of Independent Watchdog Timer Registers**

| Register  | Bit       | RX210 (IWDTCR)   | RX140 (IWDTCR)  |
|-----------|-----------|--|---|
| IWDTCR    | TOPS[1:0] | Time-out period selection bits<br><br>b1 b0<br>0 0: 1,024 cycles (03FFh)<br>0 1: 4,096 cycles (0FFFh)<br>1 0: 8,192 cycles (1FFFh)<br>1 1: 16,384 cycles (3FFFh)   | Time-out period selection bits<br><br>b1 b0<br>0 0: 128 cycles (007Fh)<br>0 1: 512 cycles (01FFh)<br>1 0: 1,024 cycles (03FFh)<br>1 1: 2,048 cycles (07FFh)             |
| IWDTCSTPR | SLCSTP    | Sleep mode count stop control bit<br><br>0: Count stop is disabled.<br>1: Counting is stopped at a transition to sleep mode, software standby mode, deep software standby mode, or all-module clock stop mode. | Sleep mode count stop control bit<br><br>0: Count stop is disabled.<br>1: Counting is stopped at a transition to sleep mode, software standby mode, or deep sleep mode. |

## 2.22 Serial Communications Interface

Table 2.62 is a comparative overview of the serial communications interfaces, and Table 2.63 is a comparison of serial communications interface channel specifications, and Table 2.64 is a comparison of serial communications interface registers.

**Table 2.62 Comparative Overview of Serial Communications Interfaces**

| Item                           | RX210 (SC1c, SC1d)   | RX140 (SC1g, SC1k, SC1h)  |   |
|--------------------------------|--|---|---|
| Number of channels             | <ul style="list-style-type: none"> <li>SC1c: 12 channels</li> <li>SC1d: 1 channel</li> </ul>   | <ul style="list-style-type: none"> <li>SC1g: 3 channels</li> <li>SC1k: 2 channels</li> <li>SC1h: 1 channel</li> </ul>   |   |
| Serial communications modes    | <ul style="list-style-type: none"> <li>Asynchronous</li> <li>Clock synchronous</li> <li>Smart card interface</li> <li>Simple I<sup>2</sup>C bus</li> <li>Simple SPI bus</li> </ul>                             | <ul style="list-style-type: none"> <li>Asynchronous</li> <li>Clock synchronous</li> <li>Smart card interface</li> <li>Simple I<sup>2</sup>C bus</li> <li>Simple SPI bus</li> </ul>  |   |
| Transfer speed                 | Bit rate specifiable by on-chip baud rate generator.   | Bit rate specifiable by on-chip baud rate generator.  |   |
| Full-duplex communication      | <ul style="list-style-type: none"> <li>Transmitter: Continuous transmission possible using double-buffer structure.</li> <li>Receiver: Continuous reception possible using double-buffer structure.</li> </ul> | <ul style="list-style-type: none"> <li>Transmitter: Continuous transmission possible using double-buffer structure.</li> <li>Receiver: Continuous reception possible using double-buffer structure.</li> </ul>              |   |
| Data transfer                  | Selectable as LSB first or MSB first transfer.   | Selectable as LSB first or MSB first transfer.  |   |
| I/O signal level inversion     | —  | The levels of input and output signals can be inverted independently (SC11 and SC15).   |   |
| Interrupt sources              | Transmit end, transmit data empty, receive data full, and receive error, completion of generation of a start condition, restart condition, or stop condition (for simple I <sup>2</sup> C mode)                | Transmit end, transmit data empty, receive data full, receive error, and data match (SC11 and SC15), completion of generation of a start condition, restart condition, or stop condition (for simple I <sup>2</sup> C mode) |   |
| Low power consumption function | Individual channels can be transitioned to the module stop state.  | Individual channels can be transitioned to the module stop state.   |   |
| Asynchronous mode              | Data length  | 7 or 8 bits   | 7, 8, or 9 bits   |
|                                | Transmission stop bits   | 1 or 2 bits   | 1 or 2 bits   |
|                                | Parity   | Even parity, odd parity, or no parity   | Even parity, odd parity, or no parity                                   |
|                                | Receive error detection function   | Parity, overrun, and framing errors   | Parity, overrun, and framing errors                                     |
|                                | Hardware flow control  | CTSn and RTSn pins can be used in controlling transmission/reception.   | CTSn# and RTSn# pins can be used in controlling transmission/reception. |

| Item                      |  | RX210 (SCIc, SCId)  | RX140 (SCIg, SCIk, SCIlh)   |
|---------------------------|--|---|---|
| Asynchronous mode         | Data match detection                     | —   | Compares receive data and comparison data, and generates interrupt when they are matched (SCI1 and SCI5)  |
|                           | Start-bit detection                      | —   | Low level or falling edge is selectable.  |
|                           | Receive data sampling timing adjustment  | —   | The receive data sampling point can be shifted from the center of the data forward or backward to a base point (SCI1 and SCI5).   |
|                           | Transmit signal change timing adjustment | —   | Either the falling or rising edge of the transmit data can be delayed (SCI1 and SCI5).  |
|                           | Break detection                          | When a framing error occurs, a break can be detected by reading the RXDn pin level directly.  | When a framing error occurs, a break can be detected by reading the RXDn pin level directly or by reading the SPTR.RXDMON flag (SCI1 or SCI5).  |
|                           | Clock source                             | <ul style="list-style-type: none"> <li>An internal or external clock can be selected.</li> <li>Transfer rate clock input from the TMR can be used (SCI5, SCI6, and SCI12).</li> </ul>   | <ul style="list-style-type: none"> <li>An internal or external clock can be selected.</li> <li>Transfer rate clock input from the TMR can be used (SCI5, SCI6, and SCI12).</li> </ul>   |
|                           | Double-speed mode                        | —   | Baud rate generator double-speed mode is selectable.  |
|                           | Multi-processor communications function  | Serial communication among multiple processors  | Serial communication among multiple processors  |
|                           | Noise cancellation                       | The signal paths from input on the RXDn pins incorporate digital noise filters.   | The signal paths from input on the RXDn pins incorporate digital noise filters.   |
| Clock synchronous mode    | Data length                              | 8 bits  | 8 bits  |
|                           | Receive error detection                  | Overrun error   | Overrun error   |
|                           | Hardware flow control                    | CTS <sub>n</sub> and RTS <sub>n</sub> pins can be used in controlling transmission/reception.   | CTS <sub>n</sub> # and RTS <sub>n</sub> # pins can be used in controlling transmission/reception.   |
| Smart card interface mode | Error processing                         | <ul style="list-style-type: none"> <li>An error signal can be automatically transmitted when detecting a parity error during reception</li> <li>Data can be automatically retransmitted when receiving an error signal during transmission</li> </ul> | <ul style="list-style-type: none"> <li>An error signal can be automatically transmitted when detecting a parity error during reception</li> <li>Data can be automatically retransmitted when receiving an error signal during transmission</li> </ul> |
|                           | Data type                                | Both direct convention and inverse convention are supported.  | Both direct convention and inverse convention are supported.  |

| Item   |                          | RX210 (SC1c, SC1d)   | RX140 (SC1g, SC1k, SC1h)   |
|--|--------------------------|--|--|
| Simple I <sup>2</sup> C mode                   | Communication format     | I <sup>2</sup> C bus format (MSB-first transfer only)  | I <sup>2</sup> C bus format  |
|  | Operating mode           | Master (single-master operation only)  | Master (single-master operation only)  |
|  | Transfer rate            | Up to 384 kbps   | Fast mode is supported.  |
|  | Noise cancellation       | The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.  | The signal paths from input on the SSCLn and SSDAn pins incorporate digital noise filters, and the interval for noise cancellation is adjustable.  |
| Simple SPI mode                                | Data length              | 8 bits   | 8 bits   |
|  | Detection of errors      | Overrun error  | Overrun error  |
|  | SS input pin function    | Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.   | Applying the high level to the SSn# pin can cause the output pins to enter the high-impedance state.   |
|  | Clock settings           | Four kinds of settings for clock phase and clock polarity are selectable.  | Four kinds of settings for clock phase and clock polarity are selectable.  |
| Extended serial mode (supported by SC112 only) | Start frame transmission | <ul style="list-style-type: none"> <li>• Break field low width output and generation of interrupt on completion</li> <li>• Detection of bus collision and generation of interrupt on detection</li> </ul>  | <ul style="list-style-type: none"> <li>• Break field low width output and generation of interrupt on completion</li> <li>• Detection of bus collision and generation of interrupt on detection</li> </ul>  |
|  | Start frame reception    | <ul style="list-style-type: none"> <li>• Detection of break field low width and generation of interrupt on detection</li> <li>• Data comparison of control fields 0 and 1 and generation of interrupt when they match</li> <li>• Ability to specify two kinds of data for comparison (primary and secondary) in control field 1</li> <li>• Ability to specify priority interrupt bit in control field 1</li> <li>• Support for start frames that do not include a break field</li> <li>• Support for start frames that do not include a control field 0</li> <li>• Function for measuring bit rates</li> </ul> | <ul style="list-style-type: none"> <li>• Detection of break field low width and generation of interrupt on detection</li> <li>• Data comparison of control fields 0 and 1 and generation of interrupt when they match</li> <li>• Ability to specify two kinds of data for comparison (primary and secondary) in control field 1</li> <li>• Ability to specify priority interrupt bit in control field 1</li> <li>• Support for start frames that do not include a break field</li> <li>• Support for start frames that do not include a control field 0</li> <li>• Function for measuring bit rates</li> </ul> |



| Item   |                      | RX210 (SC1c, SC1d)   | RX140 (SC1g, SC1k, SC1h)  |
|--|----------------------|--|---|
| Extended serial mode (supported by SC112 only) | I/O control function | <ul style="list-style-type: none"> <li>Ability to select polarity or TXDX12 and RXDX12 signals</li> <li>Ability to specify digital filtering of RXDX12 signal</li> <li>Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin</li> <li>Ability to select receive data sampling timing of RXDX12 pin</li> <li>Signals received on RXDX12 can be passed through to SC1c when the extended serial mode control section is turned off.</li> </ul> | <ul style="list-style-type: none"> <li>Ability to select polarity or TXDX12 and RXDX12 signals</li> <li>Ability to specify digital filtering of RXDX12 signal</li> <li>Half-duplex operation employing RXDX12 and TXDX12 signals multiplexed on the same pin</li> <li>Ability to select receive data sampling timing of RXDX12 pin</li> </ul> |
|  | Timer function       | Usable as reloading timer  | Usable as reloading timer   |
| Bit rate modulation function                   |                      | —  | Correction of outputs from the on-chip baud rate generator can reduce errors.   |
| Event link function (supported by SC15 only)   |                      | <ul style="list-style-type: none"> <li>Error (receive error or error signal detection) event output</li> <li>Receive data full event output</li> <li>Transmit data empty event output</li> <li>Transmit end event output</li> </ul>  | <ul style="list-style-type: none"> <li>Error (receive error or error signal detection) event output</li> <li>Receive data full event output</li> <li>Transmit data empty event output</li> <li>Transmit end event output</li> </ul>   |

**Table 2.63 Comparison of Serial Communications Interface Channel Specifications**

| Item                         | RX210 (SC1c, SC1d)   | RX140 (SC1g, SC1k, SC1h)                   |
|------------------------------|--|--|
| Synchronous mode             | SC10, SC11, SC12, SC13, SC14, SC15, SC16, SC17, SC18, SC19, SC110, SC111, SC112        | SC11, SC15, SC16, SC18, SC19, SC112        |
| Clock synchronous mode       | SC10, SC11, SC12, SC13, SC14, SC15, SC16, SC17, SC18, SC19, SC110, SC111, SC112        | SC11, SC15, SC16, SC18, SC19, SC112        |
| Smart card interface mode    | SC10, SC11, SC12, SC13, SC14, SC15, SC16, SC17, SC18, SC19, SC110, SC111, SC112        | SC11, SC15, SC16, SC18, SC19, SC112        |
| Simple I <sup>2</sup> C mode | SC10, SC11, SC12, SC13, SC14, SC15, SC16, SC17, SC18, SC19, SC110, SC111, SC112        | SC11, SC15, SC16, SC18, SC19, SC112        |
| Simple SPI mode              | SC10, SC11, SC12, SC13, SC14, SC15, SC16, SC17, SC18, SC19, SC110, SC111, SC112        | SC11, SC15, SC16, SC18, SC19, SC112        |
| Data match detection         | —  | SC11, SC15                                 |
| Extended serial mode         | SC112  | SC112                                      |
| TMR clock input              | SC15, SC16, SC112  | SC15, SC16, SC112                          |
| Event link function          | SC15   | SC15                                       |
| Peripheral module clock      | PCLKB: SC10, SC11, SC12, SC13, SC14, SC15, SC16, SC17, SC18, SC19, SC110, SC111, SC112 | PCLKB: SC11, SC15, SC16, SC18, SC19, SC112 |

**Table 2.64 Comparison of Serial Communications Interface Registers**

| Register                | Bit | RX210 (SC1c, SC1d)   | RX140 (SC1g, SC1k, SC1h)  |
|-------------------------|-----|--|---|
| RDRH,<br>RDRL,<br>RDRHL | —   | —  | Receive data registers H, L, and HL   |
| TDRH,<br>TDRL,<br>TDRHL | —   | —  | Transmit data registers H, L, and HL  |
| SMR                     | CHR | Character length bit<br><br>(Valid only in asynchronous mode.)<br><br>0: Transmit/receive in 8-bit data length<br>1: Transmit/receive in 7-bit data length | Character length bit<br><br>(Valid only in asynchronous mode.)<br><b>Selects in combination with the SCMR.CHR1 bit.</b><br><br>CHR1 CHR<br><b>0 0: Transmit/receive in 9-bit data length</b><br><b>0 1: Transmit/receive in 9-bit data length</b><br><b>1 0: Transmit/receive in 8-bit data length (initial value)</b><br><b>1 1: Transmit/receive in 7-bit data length</b> |
|                         | CM  | Communications mode bit<br><br>0: Asynchronous mode<br>1: Clock synchronous mode   | Communications mode bit<br><br>0: Asynchronous mode <b>or simple I<sup>2</sup>C mode</b><br>1: Clock synchronous mode <b>or simple SPI mode</b>   |

| Register | Bit      | RX210 (SClc, SCId)   | RX140 (SClg, SCIk, SCIh)   |
|----------|----------|--|--|
| SCR      | CKE[1:0] | <p>Clock enable bits</p> <p>(Asynchronous mode)</p> <p>b1 b0</p> <p>0 0: On-chip baud rate generator<br/>The SCKn pin is available for use as an I/O port in accord with the I/O port settings.</p> <p>0 1: On-chip baud rate generator<br/>A clock with the same frequency as the bit rate is output on the SCKn pin.</p> <p>1 x: External clock or TMR clock*1<br/>When using an external clock, input a clock with a frequency 16 times the bit rate on the SCKn pin.<br/>When the SEMR.ABCS bit is set to 1, input a clock with a frequency eight times the bit rate.<br/>The TMR clock may be used.</p> <p>(Clock synchronous mode)</p> <p>b1 b0</p> <p>0 x: Internal clock:<br/>The SCKn pin functions as the clock output pin.</p> <p>1 x: External clock:<br/>The SCKn pin functions as the clock input pin.</p> | <p>Clock enable bits</p> <p>(Asynchronous mode)</p> <p>b1 b0</p> <p>0 0: On-chip baud rate generator<br/><b>The SCKn pin is in the high-impedance state.</b></p> <p>0 1: On-chip baud rate generator<br/>A clock with the same frequency as the bit rate is output on the SCKn pin.</p> <p>1 x: External clock or TMR clock*1<br/>When using an external clock, input a clock with a frequency 16 times the bit rate on the SCKn pin.<br/>When the SEMR.ABCS bit is set to 1, input a clock with a frequency eight times the bit rate.<br/><b>When using the TMR clock, the SCKn pin is in the high-impedance state.</b></p> <p>(Clock synchronous mode)</p> <p>b1 b0</p> <p>0 x: Internal clock:<br/>The SCKn pin functions as the clock output pin.</p> <p>1 x: External clock:<br/>The SCKn pin functions as the clock input pin.</p> |
|          | MPIE     | <p>Multi-processor interrupt enable bit</p> <p>(Valid in asynchronous mode when the SMR.MP bit is set to 1.)</p> <p>0: Normal reception</p> <p>1: When data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags ORER and FER in SSR to 1 is disabled. When data with the multiprocessor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception resumes.</p>  | <p>Multi-processor interrupt enable bit</p> <p>(Valid in asynchronous mode when the SMR.MP bit is set to 1.)</p> <p>0: Normal reception</p> <p>1: When data with the multi-processor bit set to 0 is received, the data is not read, and setting the status flags <b>RDRF</b>, ORER, and FER in the SSR register to 1 is disabled. When data with the multi-processor bit set to 1 is received, the MPIE bit is automatically cleared to 0, and normal reception resumes.</p>  |
| SCMR     | CHR1     | —  | Character length bit 1   |
| MDDR     | —        | —  | Modulation duty register   |

| Register | Bit     | RX210 (SC1c, SC1d)   | RX140 (SC1g, SC1k, SC1h)  |
|----------|---------|--|---|
| SEMR     | ACS0    | Asynchronous mode clock source select bit<br><br>(Valid only in asynchronous mode.)<br>0: External clock input<br>1: TMR clock input (valid only for SCI5, SCI6, and SCI12)  | Asynchronous mode clock source select bit<br><br>(Valid only in asynchronous mode.)<br>0: External clock input<br>1: <b>Logical AND of two compare matches</b> output from TMR (valid for SCI5, SCI6, and SCI12 only)<br>Available compare match output varies per SCI channel.           |
|          | ITE     | —  | Immediate transmission enable bit   |
|          | BRME    | —  | Bit rate modulation enable bit  |
|          | ABCSE   | —  | Asynchronous mode base clock select extended bit  |
|          | BGDM    | —  | Baud rate generator double-speed mode select bit  |
|          | RXDESEL | —  | Asynchronous start bit edge detection select bit  |
| SIMR1    | IICM    | Simple I <sup>2</sup> C mode select bit<br><br>SMIF IICM<br>0 0: Serial interface mode (in asynchronous, synchronous, or simple SPI mode)<br><br>0 1: Simple I <sup>2</sup> C mode<br>1 0: Smart card interface mode<br>1 1: Setting prohibited. | Simple I <sup>2</sup> C mode select bit<br><br>SMIF IICM<br>0 0: Asynchronous mode, multi-processor mode, or clock synchronous mode (in asynchronous, synchronous, or simple SPI mode)<br>0 1: Simple I <sup>2</sup> C mode<br>1 0: Smart card interface mode<br>1 1: Setting prohibited. |
| SPMR     | MSS     | Master slave select bit<br><br>0: TXDn pin: transmission, RXDn pin: reception (master mode)<br>1: TXDn pin: reception, RXDn pin: transmission (slave mode)   | Master slave select bit<br><br>0: <b>SMOSIn</b> pin: transmission, <b>SMISOn</b> pin: reception (master mode)<br>1: <b>SMOSIn</b> pin: reception, <b>SMISOn</b> pin: transmission (slave mode)  |
| CDR      | —       | —  | Comparison data register  |
| DCCR     | —       | —  | Data comparison control register  |
| SPTR     | —       | —  | Serial port register  |
| TMGR     | —       | —  | Transmit/receive timing select register   |

| Register | Bit        | RX210 (SCId, SCId)  | RX140 (SCIg, SCIk, SCIH)  |
|----------|------------|---|---|
| CR2      | BCCS [1:0] | Bus collision detection clock select bits<br><br>b5 b4<br>0 0: SCI Base clock<br>0 1: SCI Base clock frequency divided by 2<br>1 0: SCI Base clock frequency divided by 4<br>1 1: Setting prohibited. | Bus collision detection clock select bits<br><br>• When SEMR.BGDM = 0, or SEMR.BGDM = 1 and SMR.CKS[1:0] = other than 00b<br><br>b5 b4<br>0 0: Base clock<br>0 1: Base clock frequency divided by 2<br>1 0: Base clock frequency divided by 4<br>1 1: Setting prohibited.<br><br>• When SEMR.BGDM = 1 and SMR.CKS[1:0] = 00b<br><br>b5 b4<br>0 0: Base clock frequency divided by 2<br>0 1: Base clock frequency divided by 4<br>1 0: Setting prohibited.<br>1 1: Setting prohibited. |

Note: 1. Selectable on SCI5, SCI6, and SCI12 only.

## 2.23 I<sup>2</sup>C Bus Interface

Table 2.65 is a comparison of I<sup>2</sup>C bus interface registers.

**Table 2.65 Comparison of I<sup>2</sup>C Bus Interface Registers**

| Register | Bit  | RX210 (RIIC)                              | RX140 (RIICa) |
|----------|------|---|---------------|
| ICMR2    | TMWE | Timeout internal counter write enable bit | —             |
| TMOCNT   | —    | Timeout internal counter                  | —             |

## 2.24 Serial Peripheral Interface

Table 2.66 is a comparative overview of serial peripheral interfaces, and Table 2.67 is a comparison of serial peripheral interface registers.

**Table 2.66 Comparative Overview of Serial Peripheral Interfaces**

| Item                    | RX210 (RSPI)  | RX140 (RSPIc)  |
|-------------------------|---|--|
| Number of channels      | 1 channel   | 1 channel  |
| RSPI transfer functions | <ul style="list-style-type: none"> <li>Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method).</li> <li>Transmit-only operation is available.</li> <li>Capable of serial communication in master/slave mode.</li> <li>Capable of switching the polarity of the serial transfer clock.</li> <li>Capable of switching the phase of the serial transfer clock.</li> </ul> | <ul style="list-style-type: none"> <li>Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (RSPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method).</li> <li>Communication mode: Full-duplex or transmit-only can be selected.</li> <li>Switching of the polarity of RSPCK</li> <li>Switching of the phase of RSPCK</li> </ul>   |
| Data format             | <ul style="list-style-type: none"> <li>MSB first/LSB first selectable</li> <li>Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</li> <li>128-bit transmit/receive buffers</li> <li>Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits).</li> </ul>   | <ul style="list-style-type: none"> <li>MSB first/LSB first selectable</li> <li>Transfer bit length is selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</li> <li>128-bit transmit/receive buffers</li> <li>Up to four frames can be transferred in one round of transmission/reception (each frame consisting of up to 32 bits).</li> <li>Byte swapping of transmit and receive data is selectable</li> </ul>  |
| Bit rate                | <ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the maximum divisor is 4096).</li> <li>In slave mode, the externally input clock is used as the serial clock (the maximum frequency is that of PCLK divided by 8). <ul style="list-style-type: none"> <li>Width at high level: 4 cycles of PCLK</li> <li>Width at low level: 4 cycles of PCLK</li> </ul> </li> </ul>   | <ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from divided by 2 to divided by 4096).</li> <li>In slave mode, the minimum PCLK clock divided by 4 can be input as RSPCK (the maximum frequency of RSPCK is that of PCLK divided by 4). <ul style="list-style-type: none"> <li>Width at high level: 2 cycles of PCLK</li> <li>Width at low level: 2 cycles of PCLK</li> </ul> </li> </ul> |
| Buffer configuration    | <ul style="list-style-type: none"> <li>Double buffer configuration for the transmit/receive buffers</li> </ul>  | <ul style="list-style-type: none"> <li>Double buffer configuration for the transmit/receive buffers</li> <li>128 bits for the transmit/receive buffers</li> </ul>  |

| Item                       | RX210 (RSPI)  | RX140 (RSPIc)   |
|----------------------------|---|---|
| Error detection            | <ul style="list-style-type: none"> <li>Mode fault error detection</li> <li>Overrun error detection</li> <li>Parity error detection</li> </ul>   | <ul style="list-style-type: none"> <li>Mode fault error detection</li> <li>Overrun error detection</li> <li>Parity error detection</li> <li>Underrun error detection</li> </ul>   |
| SSL control function       | <ul style="list-style-type: none"> <li>Four SSL pins (SSLA0 to SSLA3) for each channel</li> <li>In single-master mode, SSLA0 to SSLA3 pins are output.</li> <li>In multi-master mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused.</li> <li>In slave mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for unused.</li> <li>Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) <ul style="list-style-type: none"> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul> </li> <li>Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) <ul style="list-style-type: none"> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul> </li> <li>Controllable wait for next-access SSL output assertion (next-access delay) <ul style="list-style-type: none"> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul> </li> <li>Function for changing SSL polarity</li> </ul> | <ul style="list-style-type: none"> <li>Four SSL pins (SSLA0 to SSLA3) for each channel</li> <li>In single-master mode, SSLA0 to SSLA3 pins are output.</li> <li>In multi-master mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for either output or unused.</li> <li>In slave mode: SSLA0 pin for input, and SSLA1 to SSLA3 pins for unused.</li> <li>Controllable delay from SSL output assertion to RSPCK operation (RSPCK delay) <ul style="list-style-type: none"> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul> </li> <li>Controllable delay from RSPCK stop to SSL output negation (SSL negation delay) <ul style="list-style-type: none"> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul> </li> <li>Controllable wait for next-access SSL output assertion (next-access delay) <ul style="list-style-type: none"> <li>Range: 1 to 8 RSPCK cycles (set in RSPCK-cycle units)</li> </ul> </li> <li>Function for changing SSL polarity</li> </ul> |
| Control in master transfer | <ul style="list-style-type: none"> <li>A transfer of up to eight commands can be executed sequentially in looped execution.</li> <li>For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay</li> <li>A transfer can be initiated by writing to the transmit buffer.</li> <li>MOSI signal value specifiable in SSL negation</li> </ul>   | <ul style="list-style-type: none"> <li>A transfer of up to eight commands can be executed sequentially in looped execution.</li> <li>For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, MSB/LSB first, burst, RSPCK delay, SSL negation delay, and next-access delay</li> <li>A transfer can be initiated by writing to the transmit buffer.</li> <li>MOSI signal value specifiable in SSL negation</li> <li>RSPCK auto-stop function</li> </ul>   |
| Interrupt sources          | <ul style="list-style-type: none"> <li>RSPI receive interrupt (receive buffer full)</li> <li>RSPI transmit interrupt (transmit buffer empty)</li> <li>RSPI error interrupt (mode fault, overrun, or parity error)</li> <li>RSPI idle interrupt (RSPI idle)</li> </ul>   | <ul style="list-style-type: none"> <li>Receive buffer full interrupt</li> <li>Transmit buffer empty interrupt</li> <li>Error interrupt (mode fault, overrun, underrun, or parity error)</li> <li>Idle interrupt</li> </ul>  |



| Item                           | RX210 (RSPI)   | RX140 (RSPIc)   |
|--------------------------------|--|---|
| Event link function (output)   | <p>The following five types of events can be output to the event link controller.</p> <ul style="list-style-type: none"> <li>• Reception buffer full event output</li> <li>• Transmission buffer empty event output</li> <li>• Mode fault, overrun, or parity error event output</li> <li>• RSPI idle event output</li> <li>• Transmission-completed event output</li> </ul> | —   |
| Other functions                | <ul style="list-style-type: none"> <li>• Function for switching between CMOS output and open-drain output</li> <li>• Function for initializing the RSPI</li> <li>• Loopback mode</li> </ul>  | <ul style="list-style-type: none"> <li>• Function for initializing the RSPI</li> <li>• Loopback mode</li> </ul> |
| Low power consumption function | Ability to specify module stop state   | Ability to specify module stop state  |

**Table 2.67 Comparison of Serial Peripheral Interface Registers**

| Register | Bit    | RX210 (RSPI)   | RX140 (RSPIc)   |
|----------|--------|--|---|
| SPSR     | UDRF   | —  | Underrun error flag   |
| SPDCR    | SPBYT  | —  | RSPI byte access specification bit  |
| SPCR2    | SPPE   | <p>Parity enable bit</p> <p>0: A parity bit is not added to transmit data, and no parity checking of receive data is performed.</p> <p>1: A parity bit is added to transmit data, and parity checking of receive data is performed (when SPCR.TXMD = 0).<br/>A parity bit is added to transmit data, but no parity checking of receive data is performed (when SPCR.TXMD = 1).</p> | <p>Parity enable bit</p> <p>0: A parity bit is not added to transmit data, and no parity checking of receive data is performed.</p> <p>1: A parity bit is added to transmit data, and parity checking of receive data is performed.</p> |
|          | SCKASE | —  | RSPCK auto-stop function enable   |
| SPDCR2   | —      | —  | RSPI data control register 2  |

## 2.25 12-Bit A/D Converter

Table 2.68 is a comparative overview of the 12-bit A/D converters, and Table 2.69 is a comparison of 12-bit A/D converter registers.

**Table 2.68 Comparative Overview of 12-Bit A/D Converters**

| Item                     | RX210 (S12ADb)   | RX140 (S12ADE)  |
|--------------------------|--|---|
| Number of units          | 1 unit   | 1 unit  |
| Input channels           | 16 channels  | 18 channels   |
| Extended analog function | Temperature sensor output, internal reference voltage  | Temperature sensor output, internal reference voltage   |
| A/D conversion method    | Successive approximation method  | Successive approximation method   |
| Resolution               | 12 bits  | 12 bits   |
| Conversion time          | 1.0 $\mu$ s per channel<br>(when A/D conversion clock ADCLK = 50 MHz)  | 0.88 $\mu$ s per channel (ADCCR.CCS bit = 0), 0.67 $\mu$ s per channel (ADCCR.CCS bit = 1)<br>(when A/D conversion clock ADCLK = 48 MHz)  |
| A/D conversion clock     | Peripheral module clock PCLK and A/D conversion clock ADCLK can be set so that the frequency division ratio should be one of the following.<br>PCLK to ADCLK frequency division ratio = 1:1, 1:2, 1:4, 1:8, 2:1, 4:1<br><br>ADCLK is set using the clock generation circuit.   | Peripheral module clock PCLKB and A/D conversion clock ADCLK can be set so that the frequency ratio should be one of the following.<br>PCLKB to ADCLK frequency ratio = 1:1, 1:2, 2:1, 4:1, 8:1<br><br>ADCLK is set using the clock generation circuit.   |
| Data registers           | <ul style="list-style-type: none"> <li>16 registers for analog input and one for A/D-converted data duplication in double trigger mode</li> <li>One register for temperature sensor output</li> <li>One register for internal reference</li> <li>The results of A/D conversion are stored in 12-bit A/D data registers.</li> <li>In addition mode, A/D conversion results are added and stored in A/D data registers as 14-bit data.</li> <li>Duplication of A/D conversion data A/D conversion data of one selected analog input channel is stored in A/D data register y when conversion is started by the first trigger and in the duplication register when started by the second trigger.<br/>Duplication is available only when double trigger mode is selected in single scan mode or group scan mode.</li> </ul> | <ul style="list-style-type: none"> <li>18 registers for analog input, one for A/D-converted data duplication in double trigger mode</li> <li>One register for temperature sensor output</li> <li>One register for internal reference</li> <li>One register for self-diagnosis</li> <li>The results of A/D conversion are stored in 12-bit A/D data registers.</li> <li>12-bit accuracy output for the results of A/D conversion</li> <li>The value obtained by adding up A/D-converted results is stored as a value in the number of bit for conversion accuracy + 2 bits/4 bits in the A/D data registers in A/D-converted value addition mode.</li> <li>Double trigger mode (selectable in single scan and group scan modes):<br/>The first piece of A/D-converted analog-input data on one selected channel is stored in the data register for the channel, and the second piece is stored in the duplication register.</li> </ul> |

| Item                                | RX210 (S12ADb)  | RX140 (S12ADE)  |
|-------------------------------------|---|---|
| Operating modes                     | <ul style="list-style-type: none"> <li>• Single scan mode:                             <ul style="list-style-type: none"> <li>— A/D conversion is performed only once on the analog inputs of up to 16 channels arbitrarily selected.</li> <li>— A/D conversion is performed only once on the temperature sensor output.</li> <li>— A/D conversion is performed only once on the internal reference voltage.</li> </ul> </li> <li>• Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to 16 channels arbitrarily selected.</li> <li>• Group scan mode:                             <ul style="list-style-type: none"> <li>— Analog inputs of up to 24 arbitrarily selected channels are divided into group A and group B, and A/D conversion of the analog inputs selected on a group basis is performed only once.</li> <li>— Conversion start conditions (synchronous trigger) can be selected independently for group A and group B, allowing A/D conversion of the groups to start at different times.</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>• Single scan mode:                             <ul style="list-style-type: none"> <li>— A/D conversion is performed only once on the analog inputs of up to <b>18</b> channels arbitrarily selected.</li> <li>— A/D conversion is performed only once on the temperature sensor output.</li> <li>— A/D conversion is performed only once on the internal reference voltage.</li> </ul> </li> <li>• Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to <b>18</b> channels arbitrarily selected.</li> <li>• Group scan mode:                             <ul style="list-style-type: none"> <li>— Analog inputs of up to <b>18</b> arbitrarily selected channels are divided into group A and group B, and A/D conversion of the analog inputs selected on a group basis is performed only once.</li> <li>— Conversion start conditions (synchronous trigger) can be selected independently for group A and group B, allowing A/D conversion of the groups to start at different times.</li> </ul> </li> <li>• <b>Group scan mode (when group A is given priority):</b> <ul style="list-style-type: none"> <li>— <b>If a group A trigger is input during A/D conversion on group B, A/D conversion on group B is stopped and A/D conversion is performed on group A.</b></li> <li>— <b>Restart (rescan) of A/D conversion on group B after completion of A/D conversion on group A can be enabled.</b></li> </ul> </li> </ul> |
| Conditions for A/D conversion start | <ul style="list-style-type: none"> <li>• Software trigger</li> <li>• Synchronous trigger<br/>Trigger by MTU, ELC or temperature sensor.</li> <li>• Asynchronous trigger<br/>A/D conversion can be triggered by the ADTRG0# pin.</li> </ul>  | <ul style="list-style-type: none"> <li>• Software trigger</li> <li>• Synchronous trigger<br/>Trigger by the multi-function timer pulse unit (MTU) or event link controller (ELC)</li> <li>• Asynchronous trigger<br/>A/D conversion can be triggered by the external trigger ADTRG0# pin.</li> </ul>  |

| Item              | RX210 (S12ADb)  | RX140 (S12ADE)  |
|-------------------|---|---|
| Functions         | <ul style="list-style-type: none"> <li>• Sample-and-hold function</li> <li>• Channel-dedicated sample-and-hold function (<math>0.25\text{ V} \leq \text{analog voltage input} \leq \text{AVCC0 to } 0.25\text{ V}</math>)</li> <li>• Variable sampling state count</li> <li>• Self-diagnosis of 12-bit A/D converter</li> <li>• A/D-converted value addition mode</li> <li>• Analog input disconnection detection assist</li> <li>• Double trigger mode (duplication of A/D conversion data)</li> </ul>   | <ul style="list-style-type: none"> <li>• Variable sampling state count</li> <li>• Self-diagnosis of 12-bit A/D converter</li> <li>• Selectable A/D-converted value addition mode or average mode</li> <li>• Analog input disconnection detection function (discharge function/precharge function)</li> <li>• Double trigger mode (duplication of A/D conversion data)</li> <li>• Automatic clear function of A/D data registers</li> <li>• Compare function (window A and window B)</li> <li>• 16 ring buffers when the compare function is used</li> </ul>   |
| Interrupt sources | <ul style="list-style-type: none"> <li>• In the modes except double trigger mode and group scan mode, A/D scan end interrupt request (S12ADI0) can be generated on completion of single scan.</li> <li>• In double trigger mode, A/D scan end interrupt request (S12ADI0) can be generated on completion of double scan.</li> <li>• In group scan mode, an A/D scan end interrupt request (S12ADI0) can be generated on completion of group A scan, whereas an A/D scan end interrupt request (GBADI) for group B can be generated on completion of group B scan.</li> <li>• When double trigger mode is selected in group scan mode, A/D scan end interrupt request (S12ADI0) can be generated on completion of double scan of group A, whereas A/D scan end interrupt request (GBADI) specially for group B can be generated on completion of group B scan.</li> <li>• The S12ADI0 or GBADI interrupts can activate the DMA controller (DMAC) or the data transfer controller (DTC).</li> </ul> | <ul style="list-style-type: none"> <li>• In the modes except double trigger mode and group scan mode, A/D scan end interrupt request (S12ADI0) can be generated on completion of single scan.</li> <li>• In double trigger mode, A/D scan end interrupt request (S12ADI0) can be generated on completion of double scan.</li> <li>• In group scan mode, an A/D scan end interrupt request (S12ADI0) can be generated on completion of group A scan, whereas an A/D scan end interrupt request (GBADI) for group B can be generated on completion of group B scan.</li> <li>• When double trigger mode is selected in group scan mode, A/D scan end interrupt request (S12ADI0) can be generated on completion of double scan of group A, whereas A/D scan end interrupt request (GBADI) specially for group B can be generated on completion of group B scan.</li> <li>• The S12ADI0 and GBADI interrupts can activate the data transfer controller (DTC).</li> </ul> |

| Item                           | RX210 (S12ADb)   | RX140 (S12ADE)   |
|--------------------------------|--|--|
| Event link function            | <ul style="list-style-type: none"> <li>An ELC event can be generated on completion of scans other than group B scan in group scan mode.</li> <li>A/D conversion can be started by a trigger from the ELC.</li> </ul> | <ul style="list-style-type: none"> <li>An ELC event is generated on completion of scans other than group B scan in group scan mode.</li> <li>An ELC event is generated on completion of group B scan in group scan mode.</li> <li>An ELC event is generated on completion of all scans.</li> <li>Scan can be started by a trigger output by the ELC.</li> <li>An ELC event is generated according to the event conditions of the window compare function in single scan mode.</li> </ul> |
| Low power consumption function | Ability to specify module stop state   | Ability to specify module stop state   |

**Table 2.69 Comparison of 12-Bit A/D Converter Registers**

| Register | Bit                                  | RX210 (S12ADb)   | RX140 (S12ADE)   |
|----------|--------------------------------------|--|--|
| ADDRy    | —                                    | A/D data register y (y = 0 to 15)  | A/D data register y (y = 0 to 8, 16 to 21, 24 to 26)   |
| ADRD     | DIAGST[1:0]                          | Self-diagnosis status bits   | —  |
| ADCSR    | ADHSC                                | —  | A/D conversion select bit  |
| ADANSA   | —                                    | A/D channel select register A  | —  |
| ADANSA0  | —                                    | —  | A/D channel select register A0   |
| ADANSA1  | —                                    | —  | A/D channel select register A1   |
| ADANSB   | —                                    | A/D channel select register B  | —  |
| ADANSB0  | —                                    | —  | A/D channel select register B0   |
| ADANSB1  | —                                    | —  | A/D channel select register B1   |
| ADADS    | —                                    | A/D-converted value addition mode select register  | —  |
| ADADS0   | —                                    | —  | A/D-converted value addition/average function select register 0  |
| ADADS1   | —                                    | —  | A/D-converted value addition/average function select register 1  |
| ADADC    | ADC[1:0] (RX210)<br>ADC[2:0] (RX140) | Addition count select bits<br>b1 b0<br>0 0: 1-time conversion (no addition, same as normal conversion)<br>0 1: 2-time conversion (addition once)<br>1 0: 3-time conversion (addition twice)<br>1 1: 4-time conversion (addition 3 times) | Addition count select bits<br>b2 b0<br>0 0 0: 1-time conversion (no addition, same as normal conversion)<br>0 0 1: 2-time conversion (addition once)<br>0 1 0: 3-time conversion (addition twice)<br>0 1 1: 4-time conversion (addition three times)<br>1 0 1: 16-time conversion (addition 15 times)<br>Settings other than the above are prohibited. |
|          | AVEE                                 | —  | Average mode enable bit  |

| Register   | Bit  | RX210 (S12ADb)  | RX140 (S12AD <del>E</del> )   |
|------------|--|---|---|
| ADSTRGR    | TRSB[3:0]<br>(RX210)<br>TRSB[5:0]<br>(RX140) | A/D conversion start trigger select for group B bits  | A/D conversion start trigger select for group B bits  |
|            | TRSA[3:0]<br>(RX210)<br>TRSA[5:0]<br>(RX140) | A/D conversion start trigger select bits  | A/D conversion start trigger select bits  |
| ADEXICR    | TSSAD  | —   | Temperature sensor output A/D converted value addition/average mode select bit  |
|            | OCSAD  | Internal reference voltage A/D-converted value addition mode select bit<br><br>0: Internal reference voltage A/D-converted value addition mode is not selected.<br>1: Internal reference voltage A/D-converted value addition mode is selected. | Internal reference voltage A/D-converted value addition/average mode select bit<br><br>0: Internal reference voltage A/D-converted value addition/average mode is not selected.<br>1: Internal reference voltage A/D-converted value addition/average mode is selected. |
|            | TSS(RX210)<br>TSSA(RX140)                    | Temperature sensor output A/D conversion select bits  | Temperature sensor output A/D conversion select bits  |
|            | OCS(RX210)<br>OCSA(RX140)                    | Internal reference voltage A/D conversion select bits   | Internal reference voltage A/D conversion select bits   |
| ADSSTRn    | —  | A/D sampling state register n (n = 0 to 7, L, T, O)   | A/D sampling state register n (n = 0 to 8, L, T, O)   |
| ADSHCR     | —  | A/D sample and hold circuit control register  | —   |
| ADELCCR    | —  | —   | A/D event link control register   |
| ADGSPCR    | —  | —   | A/D group scan priority control register  |
| ADCMPPCR   | —  | —   | A/D compare function control register   |
| ADCMPANSR0 | —  | —   | A/D compare function window A channel select register 0   |
| ADCMPANSR1 | —  | —   | A/D compare function window A channel select register 1   |
| ADCMPANSER | —  | —   | A/D compare function window A extended input select register  |
| ADCMPLR0   | —  | —   | A/D compare function window A comparison condition setting register 0   |
| ADCMPLR1   | —  | —   | A/D compare function window A comparison condition setting register 1   |
| ADCMPLER   | —  | —   | A/D compare function window A extended input comparison condition setting register  |
| ADCMPDR0   | —  | —   | A/D compare function window A lower-side level setting register   |
| ADCMPDR1   | —  | —   | A/D compare function window A upper-side level setting register   |

| Register           | Bit | RX210 (S12ADb) | RX140 (S12AD <del>E</del> )  |
|--------------------|-----|----------------|--|
| ADCMPSR0           | —   | —              | A/D compare function window A channel status register 0              |
| ADCMPSR1           | —   | —              | A/D compare function window A channel status register 1              |
| ADCMPSER           | —   | —              | A/D compare function window A extended input channel status register |
| ADHVREFCNT         | —   | —              | A/D high-potential/low-potential reference voltage control register  |
| ADWINMON           | —   | —              | A/D compare function window A/B status monitor register              |
| ADCMPBNSR          | —   | —              | A/D compare function window B channel select register                |
| ADWINLLB           | —   | —              | A/D compare function window B lower-side level setting register      |
| ADWINULB           | —   | —              | A/D compare function window B upper-side level setting register      |
| ADCMPBSR           | —   | —              | A/D compare function window B channel status register                |
| ADBUF <sub>n</sub> | —   | —              | A/D data storage buffer register n (n = 0 to 15)                     |
| ADBUFEN            | —   | —              | A/D data storage buffer enable register                              |
| ADBUFPTR           | —   | —              | A/D data storage buffer pointer register                             |
| ADCCR              | —   | —              | A/D convert cycle control register                                   |

## 2.26 D/A Converter

Table 2.70 is a comparative overview of the D/A converters, and Table 2.71 is a comparison of D/A converter registers.

**Table 2.70 Comparative Overview of D/A Converters**

| Item  | RX210 (DA)   | RX140 (DAa)   |
|---|--|---|
| Resolution  | 10 bits  | 8 bits  |
| Output channels                                     | 2 channels   | 2 channels  |
| Measure against interference between analog modules | —  | Measure against interference between D/A and A/D converters:<br>D/A converted data update timing is controlled by the 12-bit A/D converter synchronous D/A conversion enable signal output by the 12-bit A/D converter. This reduces degradation of A/D conversion accuracy due to interference by controlling the timing of the 8-bit D/A converter inrush current with the enable signal. |
| Low power consumption function                      | Ability to transition to module stop state                                 | Ability to transition to module stop state  |
| Event link function (input)                         | Ability to start D/A conversion on channel 0 when an event signal is input | Ability to start D/A conversion on channel 0 when an event signal is input  |

**Table 2.71 Comparison of D/A Converter Registers**

| Register | Bit | RX210 (DA)     | RX140 (DAa)                                |
|----------|-----|----------------|--|
| DACR     | DAE | D/A enable bit | —  |
| DAADSCR  | —   | —              | D/A A/D synchronous start control register |



## 2.27 Temperature Sensor

Table 2.72 is a comparative overview of temperature sensor, and Table 2.73 is a comparison of temperature sensor registers.

**Table 2.72 Comparative Overview of Temperature Sensor**

| Item                              | RX210 (TEMPSa)  | RX140 (TEMPSA)  |
|-----------------------------------|---|---|
| Temperature sensor voltage output | Temperature sensor outputs a voltage to the 12-bit A/D converter <b>via a programmable gain amplifier (PGA)</b> . | The temperature sensor voltage is output to the 12-bit A/D converter. |
| Low power consumption function    | <b>Ability to specify module stop state</b>   | —   |

**Table 2.73 Comparison of Temperature Sensor Registers**

| Register | Bit | RX210 (TEMPSa)                      | RX140 (TEMPSA)                               |
|----------|-----|-------------------------------------|--|
| TSCR     | —   | Temperature sensor control register | —  |
| TSCDR    | —   | —                                   | Temperature sensor calibration data register |

## 2.28 Comparator B

Table 2.74 is a comparative overview of the comparator B modules, and Table 2.75 is a comparison of comparator B registers.

**Table 2.74 Comparative Overview of Comparator B Modules**

| Item                                | RX210 (CMPB)  | RX140 (CMPB <sub>a</sub> )   |
|-------------------------------------|---|--|
| Analog input voltage                | Voltage input to CMPB <sub>n</sub> pin (n = 0 or 1)   | Voltage input to CMPB <sub>n</sub> pin   |
| Reference input voltage             | Voltage input to CVREFB <sub>n</sub> pin (n = 0 or 1)   | Voltage input to CVREFB <sub>n</sub> pin or internal reference voltage   |
| Comparison result                   | Read from the CPBFLG.CPB <sub>n</sub> OUT flag (n = 0 or 1)   | <ul style="list-style-type: none"> <li>Read from the CPBFLG.CPB<sub>n</sub>OUT flag</li> <li>Ability to output comparison result to CMPOB<sub>n</sub> pin.</li> </ul>  |
| Interrupt request generation timing | <ul style="list-style-type: none"> <li>When comparator B0 comparison result changes</li> <li>When comparator B1 comparison result changes</li> </ul>                  | <ul style="list-style-type: none"> <li>When comparator B0 comparison result changes</li> <li>When comparator B1 comparison result changes</li> </ul>   |
| Timing of event generation to ELC   | <ul style="list-style-type: none"> <li>When comparator B0 comparison result changes</li> <li>When comparator B0 or comparator B1 comparison result changes</li> </ul> | <ul style="list-style-type: none"> <li>When comparator B0 comparison result changes</li> <li>When comparator B0 or comparator B1 comparison result changes</li> </ul>  |
| Selectable functions                | Digital filter function<br>Ability to specify whether or not the digital filter is applied and to select the sampling frequency                                       | <ul style="list-style-type: none"> <li>Digital filter function<br/>Ability to specify whether or not the digital filter is applied and to select the sampling frequency</li> <li>Window function<br/>Ability to specify whether or the window function is enabled or disabled (VRFL &lt; CMPB<sub>n</sub> (n = 0 or 1) &lt; VRFH)</li> <li>Reference input voltage<br/>Ability to select CVREFB<sub>n</sub> pin (n = 0 or 1) input or internal reference voltage (generated internally)</li> <li>Comparator B response speed<br/>Ability to select high-speed or low-speed mode</li> </ul> |
| Low power consumption function      | Ability to specify module stop state  | Ability to transition to module stop state   |

Table 2.75 Comparison of Comparator B Registers

| Register | Bit     | RX210 (CMPBa)  | RX140 (CMPBa)   |
|----------|---------|--|---|
| CPB1CNT2 | —       | —  | Comparator B1 control register 2  |
| CPBFLG   | CPB0OUT | Comparator B0 monitor flag<br><br>0: $CMPB0 < CVREFB0$<br>1: $CMPB0 > CVREFB0$ | Comparator B0 monitor flag<br><br>(When the window function is disabled)<br>0: $CMPB0 < CVREFB0$ , $CMPB0 <$ internal reference voltage, or comparator B0 operation disabled<br>1: $CMPB0 > CVREFB0$ , or $CMPB0 >$ internal reference voltage<br><br>(When the window function is enabled)<br>0: $CMPB0 < VRFL$ , $CMPB0 > VRFH$ , or comparator B0 operation disabled<br>1: $VRFL < CMPB0 < VRFH$ |
|          | CPB1OUT | Comparator B1 monitor flag<br><br>0: $CMPB1 < CVREFB1$<br>1: $CMPB1 > CVREFB1$ | Comparator B1 monitor flag<br><br>(When the window function is disabled)<br>0: $CMPB1 < CVREFB1$ , $CMPB1 <$ internal reference voltage, or comparator B1 operation disabled<br>1: $CMPB1 > CVREFB1$ , or $CMPB1 >$ internal reference voltage<br><br>(When the window function is enabled)<br>0: $CMPB1 < VRFL$ , $CMPB1 > VRFH$ , or comparator B1 operation disabled<br>1: $VRFL < CMPB1 < VRFH$ |
| CPBMD    | —       | —  | Comparator B1 mode select register  |
| CPBREF   | —       | —  | Comparator B reference input voltage select register  |
| CPBOCR   | —       | —  | Comparator B output control register  |

## 2.29 RAM

Table 2.76 is a comparative overview of RAM.

**Table 2.76 Comparative Overview of RAM**

| Item                           | RX210   | RX140   |
|--------------------------------|---|---|
| RAM capacity                   | Max. 96 KB<br>(RAM0: 64 KB, RAM1: 32 KB)  | Max. 64 KB  |
| RAM address                    | <ul style="list-style-type: none"> <li>• RAM capacity 96 KB<br/>RAM0: 0000 0000h to 0000 FFFFh<br/>RAM1: 0001 0000h to 0001 7FFFh</li> <li>• RAM capacity 64 KB<br/>RAM0: 0000 0000h to 0000 FFFFh</li> <li>• RAM capacity 32 KB<br/>RAM0: 0000 0000h to 0000 7FFFh</li> <li>• RAM capacity 20 KB<br/>RAM0: 0000 0000h to 0000 4FFFh</li> <li>• RAM capacity 16 KB<br/>RAM0: 0000 0000h to 0000 3FFFh</li> <li>• RAM capacity 12 KB<br/>RAM0: 0000 0000h to 0000 2FFFh</li> </ul> | <ul style="list-style-type: none"> <li>• RAM capacity 64 KB<br/>RAM0: 0000 0000h to 0000 FFFFh</li> <li>• RAM capacity 32 KB<br/>RAM0: 0000 0000h to 0000 7FFFh</li> <li>• RAM capacity 16 KB<br/>RAM0: 0000 0000h to 0000 3FFFh</li> </ul> |
| Access                         | <ul style="list-style-type: none"> <li>• Single-cycle access is possible for both reading and writing.</li> <li>• RAM can be enabled or disabled.</li> </ul>  | <ul style="list-style-type: none"> <li>• Single-cycle access is possible for both reading and writing.</li> <li>• RAM can be enabled or disabled.</li> </ul>  |
| Low power consumption function | Ability to specify module stop state <b>independently for RAM0 and RAM1.</b>  | Ability to specify module stop state  |

## 2.30 Flash Memory

Table 2.77 is a comparative overview of flash memory, and Table 2.78 is a comparison of flash memory registers.

**Table 2.77 Comparative Overview of Flash Memory**

| Item  | RX210  | RX140 (FLASH)   |
|---|--|---|
| Memory capacity                                   | <ul style="list-style-type: none"> <li>User area: Up to 1 MB</li> <li>Data area: 8 KB</li> <li>User boot area: 16 KB</li> </ul>  | <ul style="list-style-type: none"> <li>User area: Up to 256 KB</li> <li>Data area: Up to 8 KB</li> <li>Extra area:<br/>Stores the start-up area information, access window information, and unique ID</li> </ul>  |
| Addresses   | <ul style="list-style-type: none"> <li>Products with capacity of 1 MB<br/>FFF0 0000h to FFFF FFFFh</li> <li>Products with capacity of 768 KB<br/>FFF4 0000h to FFFF FFFFh</li> <li>Products with capacity of 512 KB<br/>FFF8 0000h to FFFF FFFFh</li> <li>Products with capacity of 384 KB<br/>FFFA 0000h to FFFF FFFFh</li> <li>Products with capacity of 256 KB<br/>FFFC 0000h to FFFF FFFFh</li> <li>Products with capacity of 128 KB<br/>FFFE 0000h to FFFF FFFFh</li> <li>Products with capacity of 96 KB<br/>FFFE 8000h to FFFF FFFFh</li> <li>Products with capacity of 64 KB<br/>FFFF 0000h to FFFF FFFFh</li> </ul> | <ul style="list-style-type: none"> <li>Products with capacity of 256 KB<br/>FFFC 0000h to FFFF FFFFh</li> <li>Products with capacity of 128 KB<br/>FFFE 0000h to FFFF FFFFh</li> <li>Products with capacity of 64 KB<br/>FFFF 0000h to FFFF FFFFh</li> </ul>  |
| FCU commands (RX210)<br>Software commands (RX140) | <ul style="list-style-type: none"> <li>The following FCU commands are implemented<br/>P/E normal mode transition, status read mode transition, lock bit read mode transition (lock bit read 1), peripheral clock notification, programming, block erase, P/E suspend, P/E resume, status register clear, lock bit read 2/blank check</li> </ul>  | <ul style="list-style-type: none"> <li>The following software commands are implemented:<br/>Program, blank check, block erase, and all-block erase</li> <li>The following commands are implemented for programming the extra area:<br/>Start-up area information program, access window protect, and access window information program</li> </ul> |
| Value after erasure                               | <ul style="list-style-type: none"> <li>ROM: FFh</li> <li>E2 DataFlash: undefined</li> </ul>  | <ul style="list-style-type: none"> <li>ROM: FFh</li> <li>E2 DataFlash: FFh</li> </ul>   |
| Interrupt   | An interrupt (FRDYI) is generated upon completion of FCU command execution.  | An interrupt (FRDYI) is generated upon completion of software command processing or forced stop processing.   |

| Item                  |   | RX210  | RX140 (FLASH)  |
|-----------------------|---|--|--|
| On-board programming  |   | <ul style="list-style-type: none"> <li>Programming in boot mode                             <ul style="list-style-type: none"> <li>The clock synchronous serial interface (SCI1) is used.</li> <li>The communication speed is adjusted automatically.</li> <li>The user boot area is also programmable.</li> </ul> </li> <li>Programming in user boot mode                             <ul style="list-style-type: none"> <li>A user-specific boot program can be created.</li> </ul> </li> <li>Programming using a ROM programming routine in a user program                             <ul style="list-style-type: none"> <li>The ROM/E2 DataFlash can be programmed without resetting the system.</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>Boot mode (SCI interface)                             <ul style="list-style-type: none"> <li>Channel 1 of the serial communications interface (SCI1) is used for asynchronous communication.</li> <li>The user area and data area can be programmed.</li> </ul> </li> <li>Boot mode (FINE interface)                             <ul style="list-style-type: none"> <li>The FINE interface is used.</li> <li>The user area and data area can be programmed.</li> </ul> </li> <li>Self-programming (single-chip mode)                             <ul style="list-style-type: none"> <li>The user area and data area can be programmed using a flash programming routine in a user program.</li> </ul> </li> </ul> |
| Off-board programming |   | A PROM programmer can be used to program the user area and user boot area.   | The user area and data area can be programmed using a flash programmer compatible with the MCU.  |
| ID codes protection   |   | <ul style="list-style-type: none"> <li>Connection with a serial programmer can be controlled using ID codes in boot mode.</li> <li>Connection with an on-chip debugging emulator can be controlled using ID codes.</li> </ul>  | <ul style="list-style-type: none"> <li>Connection with a serial programmer can be controlled using ID codes in boot mode.</li> <li>Connection with an on-chip debugging emulator can be controlled using ID codes.</li> </ul>  |
| Protection functions  | Software-controlled protection function | <ul style="list-style-type: none"> <li>The FENTRYR.FENTRYD bit, FWEPROR.FLWE[1:0] bits, lock bits, and DFLRE0 and DFLWE0 registers can be used to prevent unintentional programming.</li> <li>Protection with the DFLRE0 and DFLWE0 registers is applied in 2 KB units.</li> </ul>   | The DFLCTL.DFLEN bit and FENTRYR.FENTRY0 bit can be used to prevent unintentional programming.   |
|                       | Command-locked state                    | This function disables further programming or erasure when an abnormal operation is detected during programming or erasure.  | —  |
|                       | Boot program protection                 | Programming or erasure of the user boot area is only possible in boot mode.  | —  |
|                       | Start-up program protection function    | —  | This function is used to safely program blocks 0 to 7.   |
|                       | Area protection                         | —  | During self-programming, this function enables programming only of specified blocks in the user area and disables programming of the other blocks.   |

| Item                                | RX210   | RX140 (FLASH)   |
|-------------------------------------|---|---|
| Background operation (BGO) function | <ul style="list-style-type: none"> <li>Programs in the ROM area can run while the E2 DataFlash is being programmed or erased.</li> <li>The CPU can run programs in areas other than the ROM or E2 DataFlash while the ROM is being programmed or erased.</li> </ul> | Programs in the ROM can run while the E2 DataFlash is being programmed. |

Table 2.78 Comparison of Flash Memory Registers

| Register | Bit                           | RX210   | RX140 (FLASH)   |
|----------|-------------------------------|---|---|
| DFLCTL   | —                             | —   | E2 DataFlash control register                         |
| MEMWAITR | —                             | —   | Memory wait cycle setting register                    |
| FENTRYR  | FENTRY1                       | ROM P/E mode entry 1 bit                              | —   |
| DFLWAITR | —                             | —   | Data flash wait cycle setting register                |
| FPR      | —                             | —   | Protection unlock register                            |
| FPSR     | —                             | —   | Protection unlock status register                     |
| FPMCR    | —                             | —   | Flash P/E mode control register                       |
| FISR     | —                             | —   | Flash initial setting register                        |
| FRESETR  | —                             | Flash reset register<br>FRESETR is a 16-bit register. | Flash reset register<br>FRESETR is an 8-bit register. |
|          | FRKEY[7:0]                    | Key code bits   | —   |
| FASR     | —                             | —   | Flash area select register                            |
| FCR      | —                             | —   | Flash control register                                |
| FEXCR    | —                             | —   | Flash extra area control register                     |
| FSARH    | —                             | —   | Flash processing start address register H             |
| FSARL    | —                             | —   | Flash processing start address register L             |
| FEARH    | —                             | —   | Flash processing end address register H               |
| FEARL    | —                             | —   | Flash processing end address register L               |
| FWBn     | —                             | —   | Flash write buffer register n (n = 0 to 3)            |
| FSTATR0  | ERSERR (RX210)<br>ERERR (140) | Erase error bit (b5)                                  | Erase error flag (b0)                                 |
|          | PRGERR                        | Programming error bit (b4)                            | Program error flag (b1)                               |
|          | BCERR                         | —   | Blank check error flag                                |
|          | ILGLERR                       | Illegal command error bit (b6)                        | Illegal command error flag (b4)                       |
|          | EILGLERR                      | —   | Extra area illegal command error flag                 |
|          | PRGSPD                        | Programming suspend status bit                        | —   |
|          | ERSSPD                        | Erase suspend status bit                              | —   |
|          | SUSRDY                        | Suspend ready bit                                     | —   |
| FRDY     | Flash ready bit               | —   |   |

| Register  | Bit     | RX210  | RX140 (FLASH)                                      |
|-----------|---------|--|--|
| FSTATR1   | FRDY    | —  | Flash ready flag                                   |
|           | EXRDY   | —  | Extra area ready flag                              |
|           | FLOCKST | Lock bit status bit                                | —  |
|           | FCUERR  | FCU error bit                                      | —  |
| FEAMH     | —       | —  | Flash error address monitor register H             |
| FEAML     | —       | —  | Flash error address monitor register L             |
| FSCMR     | —       | —  | Flash start-up setting monitor register            |
| FAWSMR    | —       | —  | Flash access window start address monitor register |
| FAWEMR    | —       | —  | Flash access window end address monitor register   |
| UIDRn     | —       | —  | Unique ID register n (n = 0 to 3)                  |
| FWEPROR   | —       | Flash write erase protection register              | —  |
| FMODR     | —       | Flash mode register                                | —  |
| FASTAT    | —       | Flash access status register                       | —  |
| FAEINT    | —       | Flash access error interrupt enable register       | —  |
| FCURAME   | —       | FCU RAM enable register                            | —  |
| FRDYIE    | —       | Flash ready interrupt enable register              | —  |
| FPROTR    | —       | Flash protection register                          | —  |
| FCMDR     | —       | FCU command register                               | —  |
| FCPSR     | —       | FCU processing switching register                  | —  |
| FPESTAT   | —       | Flash P/E status register                          | —  |
| PCKAR     | —       | Peripheral clock notification register             | —  |
| FMODR     | —       | Flash mode register                                | —  |
| FASTAT    | —       | Flash access status register                       | —  |
| FAEINT    | —       | Flash access error interrupt enable register       | —  |
| DFLRE0    | —       | E2 DataFlash read enable register 0                | —  |
| DFLWE0    | —       | E2 DataFlash programming/erasure enable register 0 | —  |
| DFLBCCNT  | —       | E2 DataFlash blank check control register          | —  |
| DFLBCSTAT | —       | E2 DataFlash blank check status register           | —  |



## 2.31 Packages

As indicated in Table 2.79, there are discrepancies in the package drawing codes and availability of some package types, and this should be borne in mind at the board design stage.

**Table 2.79 Packages**

| Package Type  | Renesas Code   |                              |                              |              |
|---------------|----------------|------------------------------|------------------------------|--------------|
|               | RX210          |                              |                              | RX140        |
|               | Chip Version A | Chip Version B               | Chip Version C               | —            |
| 145-pin TFLGA | ×              | ○                            | ×                            | ×            |
| 144-pin LQFP  | ×              | ○                            | ×                            | ×            |
| 100-pin TFLGA | PTLG0100JA-A   | PTLG0100JA-A<br>PTLG0100KA-A | PTLG0100JA-A                 | ×            |
| 100-pin LQFP  | PLQP0100KB-A   | PLQP0100KB-A                 | PLQP0100KB-A                 | ×            |
| 80-pin LFQFP  | ×              | ×                            | ×                            | ○            |
| 80-pin LQFP   | PLQP0080KB-A   | PLQP0080KB-A<br>PLQP0080JA-A | PLQP0080KB-A<br>PLQP0080JA-A | ×            |
| 69-pin WLBGA  | ×              | ○                            | ×                            | ×            |
| 64-pin TFLGA  | ×              | ○                            | ×                            | ×            |
| 64-pin LFQFP  | ×              | ×                            | ×                            | ○            |
| 64-pin LQFP   | PLQP0064KB-A   | PLQP0064KB-A<br>PLQP0064GA-A | PLQP0064KB-A<br>PLQP0064GA-A | PLQP0064GA-A |
| 48-pin LQFP   | ×              | ○                            | ×                            | ×            |
| 48-pin LFQFP  | ×              | ×                            | ×                            | ○            |
| 48-pin HWQFN  | ×              | ×                            | ×                            | ○            |
| 32-pin LQFP   | ×              | ×                            | ×                            | ○            |
| 32-pin HWQFN  | ×              | ×                            | ×                            | ○            |

○: Package available (Renesas code omitted); ×: Package not available

### 3. Comparison of Pin Functions

This section presents a comparative description of pin functions as well as a comparison of the pins for the power supply, clocks, and system control. Items that exist only on one group are indicated by **blue text**. Items that exist on both groups with different specifications are indicated by **red text**. **Black text** indicates there is no differences in the item's specifications between groups.

#### 3.1 80-Pin Package

Table 3.1 is a comparative listing of the pin functions of 80-pin package products.

**Table 3.1 Comparative Listing of 80-Pin Package Pin Functions**

| 80-Pin LQFP/ LFQFP/ LQFP | RX210   | RX140   |
|--------------------------|---|---|
| 1                        | VREFH   | P06*1   |
| 2                        | P03/DA0   | P03*1/DA0   |
| 3                        | VREFL   | P04*1   |
| 4                        | VCL   | VCL   |
| 5                        | PJ1/MTIOC3A   | PJ1/MTIOC3A   |
| 6                        | MD/FINED  | MD/P07/FINED  |
| 7                        | XCIN  | XCIN/P07  |
| 8                        | XCOUT   | XCOUT/P06   |
| 9                        | RES#  | RES#  |
| 10                       | XTAL/P37  | XTAL/P37/IRQ4   |
| 11                       | VSS   | VSS   |
| 12                       | EXTAL/P36   | EXTAL/P36/IRQ2  |
| 13                       | VCC   | VCC   |
| 14                       | P35/NMI   | P35/NMI   |
| 15                       | P34/MTIOC0A/TMCI3/POE2#/SCK6/IRQ4   | P34/MTIOC0A/TMCI3/POE2#/SCK6/IRQ4   |
| 16                       | P32/MTIOC0C/TMO3/TXD6/SMOSI6/SSDA6/<br>IRQ2-DS/RTCOUT/RTCIC2                        | P32/MTIOC0C/TMO3/TXD6/SMOSI6/SSDA6/<br>TS0/IRQ2/RTCOUT                            |
| 17                       | P31/MTIOC4D/TMCI2/CTS1#/RTS1#/SS1#/<br>IRQ1-DS/RTCIC1                               | P31/MTIOC4D/TMCI2/CTS1#/RTS1#/SS1#/<br>TS1/IRQ1                                   |
| 18                       | P30/MTIOC4B/TMRI3/POE8#/RXD1/<br>SMISO1/SSCL1/IRQ0-DS/RTCIC0                        | P30/MTIOC4B/TMRI3/POE8#/RXD1/<br>SMISO1/SSCL1/TS2/IRQ0                            |
| 19                       | P27/MTIOC2B/TMCI3/SCK1  | P27/MTIOC2B/TMCI3/SCK1/TS3  |
| 20                       | P26/MTIOC2A/TMO1/TXD1/SMOSI1/SSDA1  | P26/MTIOC2A/TMO1/LPT0/TXD1/SMOSI1/<br>SSDA1/TS4                                   |
| 21                       | P21/MTIOC1B/TMCI0/RXD0/SSCL0  | P21/MTIOC1B/TMCI0   |
| 22                       | P20/MTIOC1A/TMRI0/TXD0/SSDA0  | P20/MTIOC1A/TMRI0   |
| 23                       | P17/MTIOC3A/MTIOC3B/TMO1/POE8#/<br>SCK1/MISOA/SDA-DS/IRQ7                           | P17/MTIOC3A/MTIOC3B/TMO1/POE8#/<br>SCK1/MISOA/SDA0/IRQ7                           |
| 24                       | P16/MTIOC3C/MTIOC3D/TMO2/TXD1/<br>SMOSI1/SSDA1/MOSIA/SCL-DS/IRQ6/<br>RTCOUT/ADTRG0# | P16/MTIOC3C/MTIOC3D/TMO2/TXD1/<br>SMOSI1/SSDA1/MOSIA/SCL0/IRQ6/<br>RTCOUT/ADTRG0# |
| 25                       | P15/MTIOC0B/MTCLKB/TMCI2/RXD1/<br>SMISO1/SSCL1/IRQ5                                 | P15/MTIOC0B/MTCLKB/TMCI2/RXD1/<br>SMISO1/SSCL1/CRXD0/TS5/IRQ5                     |
| 26                       | P14/MTIOC3A/MTCLKA/TMRI2/CTS1#/<br>RTS1#/SS1#/IRQ4                                  | P14/MTIOC3A/MTCLKA/TMRI2/CTS1#/<br>RTS1#/SS1#/CTXD0/TS6/IRQ4                      |
| 27                       | P13/MTIOC0B/TMO3/SDA/IRQ3   | P13/MTIOC0B/TMO3/SDA0/IRQ3  |
| 28                       | P12/TMCI1/SCL/IRQ2  | P12/TMCI1/SCL0/IRQ2   |
| 29                       | PH3/TMCI0   | PH3/MTIOC4D/TMCI0/TS7   |

| 80-Pin<br>LFQFP/<br>LQFP | RX210   | RX140   |
|--------------------------|---|---|
| 30                       | PH2/TMRI0/IRQ1  | PH2/MTIOC4C/TMRI0/TS8/IRQ1  |
| 31                       | PH1/TMO0/IRQ0   | PH1/MTIOC3D/TMO0/TS9/IRQ0   |
| 32                       | PH0/CACREF  | PH0/MTIOC3B/TS10/CACREF   |
| 33                       | P55/MTIOC4D/TMO3  | P55/MTIOC4A/MTIOC4D/TMO3/CRXD0/<br>TS11   |
| 34                       | P54/MTIOC4B/TMCI1   | P54/MTIOC4B/TMCI1/CTXD0/TS12  |
| 35                       | PC7/MTIOC3A/TMO2/MTCLKB/TXD8/<br>SMOSI8/SSDA8/MISOA/CACREF          | PC7/MTCLKB/MTIOC3A/TMO2/LPTO/<br>MISOA/TXD8/SMOSI8/SSDA8/TS13/<br>CACREF          |
| 36                       | PC6/MTIOC3C/MTCLKA/TMCI2/RXD8/<br>SMISO8/SSCL8/MOSIA                | PC6/MTIOC3C/MTCLKA/TMCI2/MOSIA/<br>RXD8/SMISO8/SSCL8/TS14                         |
| 37                       | PC5/MTIOC3B/MTCLKD/TMRI2/SCK8/<br>RSPCKA                            | PC5/MTIOC0C/MTIOC3B/MTCLKD/TMRI2/<br>RSPCKA/SCK8/TS15                             |
| 38                       | PC4/MTIOC3D/MTCLKC/TMCI1/POE0#/<br>SCK5/CTS8#/RTS8#/SS8#/SSLA0      | PC4/MTIOC0A/MTIOC3D/MTCLKC/TMCI1/<br>POE0#/SCK5/CTS8#/RTS8#/SS8#/SSLA0/<br>TSCAP  |
| 39                       | PC3/MTIOC4D/TXD5/SMOSI5/SSDA5                                       | PC3/MTIOC4D/TXD5/SMOSI5/SSDA5/TS16  |
| 40                       | PC2/MTIOC4B/RXD5/SMISO5/SSCL5/<br>SSLA3                             | PC2/MTIOC4B/RXD5/SMISO5/SSCL5/<br>SSLA3/TS17                                      |
| 41                       | PB7/MTIOC3B/TXD9/SMOSI9/SSDA9                                       | PB7/PC1*2/MTIOC3B/TXD9/SMOSI9/<br>SSDA9/TS18                                      |
| 42                       | PB6/MTIOC3D/RXD9/SMISO9/SSCL9                                       | PB6/PC0*2/MTIOC3D/RXD9/SMISO9/<br>SSCL9/TS19                                      |
| 43                       | PB5/MTIOC2A/MTIOC1B/TMRI1/POE1#/<br>SCK9                            | PB5/MTIOC2A/MTIOC1B/TMRI1/POE1#/<br>SCK9/TS20                                     |
| 44                       | PB4/CTS9#/RTS9#/SS9#  | PB4/CTS9#/RTS9#/SS9#/TS21   |
| 45                       | PB3/MTIOC0A/MTIOC4A/TMO0/POE3#/<br>SCK6                             | PB3/MTIOC0A/MTIOC4A/TMO0/POE3#/<br>LPTO/SCK6/TS22                                 |
| 46                       | PB2/CTS6#/RTS6#/SS6#  | PB2/CTS6#/RTS6#/SS6#/TS23   |
| 47                       | PB1/MTIOC0C/MTIOC4C/TMCI0/TXD6/<br>SMOSI6/SSDA6/IRQ4-DS             | PB1/MTIOC0C/MTIOC4C/TMCI0/TXD6/<br>SMOSI6/SSDA6/TS24/IRQ4/CMPOB1                  |
| 48                       | VCC   | VCC   |
| 49                       | PB0/MTIC5W/RXD6/SMISO6/SSCL6/<br>RSPCKA                             | PB0/MTIOC3D/MTIC5W/RXD6/SMISO6/<br>SSCL6/RSPCKA/TS25                              |
| 50                       | VSS   | VSS   |
| 51                       | PA6/MTIC5V/MTCLKB/TMCI3/POE2#/<br>CTS5#/RTS5#/SS5#/MOSIA            | PA6/MTIOC3D/MTIC5V/MTCLKB/TMCI3/<br>POE2#/CTS5#/RTS5#/SS5#/MOSIA/TS26             |
| 52                       | PA5/RSPCKA  | PA5/RSPCKA/TS27   |
| 53                       | PA4/MTIC5U/MTCLKA/TMRI0/TXD5/<br>SMOSI5/SSDA5/SSLA0/IRQ5-DS/CVREFB1 | PA4/MTIOC4C/MTIC5U/MTCLKA/TMRI0/<br>TXD5/SMOSI5/SSDA5/SSLA0/TS28/IRQ5/<br>CVREFB1 |
| 54                       | PA3/MTIOC0D/MTCLKD/RXD5/SMISO5/<br>SSCL5/IRQ6-DS/CMPB1              | PA3/MTIOC0D/MTIOC4D/MTIC5V/MTCLKD/<br>RXD5/SMISO5/SSCL5/TS29/IRQ6/CMPB1           |
| 55                       | PA2/RXD5/SMISO5/SSCL5/SSLA3   | PA2/RXD5/SMISO5/SSCL5/SSLA3/TS30  |
| 56                       | PA1/MTIOC0B/MTCLKC/SCK5/SSLA2/<br>CVREFA                            | PA1/MTIOC0B/MTIOC3B/MTCLKC/SCK5/<br>SSLA2/TS31                                    |
| 57                       | PA0/MTIOC4A/SSLA1/CACREF  | PA0/MTIOC4A/SSLA1/TS32/CACREF   |
| 58                       | PE5/MTIOC4C/MTIOC2B/IRQ5/AN013                                      | PE5/MTIOC4C/MTIOC2B/IRQ5/AN021/<br>CMPOB0   |
| 59                       | PE4/MTIOC4D/MTIOC1A/AN012/CMPA2                                     | PE4/MTIOC4D/MTIOC1A/MTIOC4A/TS33/<br>AN020/CMPA2/CLKOUT                           |

| 80-Pin<br>LFQFP/<br>LQFP | RX210   | RX140   |
|--------------------------|---|---|
| 60                       | PE3/MTIOC4B/POE8#/CTS12#/RTS12#/SS12#/AN011/CMPA1             | PE3/MTIOC1B/MTIOC4B/POE8#/CTS12#/RTS12#/SS12#/TS34/AN019/CLKOUT |
| 61                       | PE2/MTIOC4A/RXD12/RXDX12/SMISO12/SSCL12/IRQ7-DS/AN010/CVREFB0 | PE2/MTIOC4A/RXD12/RXDX12/SMISO12/SSCL12/TS35/IRQ7/AN018/CVREFB0 |
| 62                       | PE1/MTIOC4C/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/AN009/CMPB0    | PE1/MTIOC4C/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/AN017/CMPB0      |
| 63                       | PE0/SCK12/AN008   | PE0/SCK12/AN016   |
| 64                       | PD2/MTIOC4D/IRQ2  | PD2/MTIOC4D/SCK6/IRQ2/AN026                                     |
| 65                       | PD1/MTIOC4B/IRQ1  | PD1/MTIOC4B/RXD6/SMISO6/SSCL6/IRQ1/AN025                        |
| 66                       | PD0/IRQ0  | PD0/TXD6/SMOSI6/SSDA6/IRQ0/AN024                                |
| 67                       | P47/AN007   | P47*1/AN007   |
| 68                       | P46/AN006   | P46*1/AN006   |
| 69                       | P45/AN005   | P45*1/AN005   |
| 70                       | P44/AN004   | P44*1/AN004   |
| 71                       | P43/AN003   | P43*1/AN003   |
| 72                       | P42/AN002   | P42*1/AN002   |
| 73                       | P41/AN001   | P41*1/AN001   |
| 74                       | VREFL0  | VREFL0/PJ7*1  |
| 75                       | P40/AN000   | P40*1/AN000   |
| 76                       | VREFH0  | VREFH0/PJ6*1  |
| 77                       | AVCC0   | AVCC0   |
| 78                       | P07/ADTRG0#   | P07*1/ADTRG0#   |
| 79                       | AVSS0   | AVSS0   |
| 80                       | P05/DA1   | P05*1/DA1   |

Notes: 1. The power supply of the I/O buffer for these pins is AVCC0.

2. PC0 and PC1 are valid only when the port switching function is selected.

### 3.2 64-Pin Package

Table 3.2 is a comparative listing of the pin functions of 64-pin package products.

**Table 3.2 Comparative Listing of 64-Pin Package Pin Functions**

| 64-Pin<br>LFQFP/<br>LQFP | RX210  | RX140  |
|--------------------------|--|--|
| 1                        | P03/DA0  | P03*1/DA0  |
| 2                        | VCL  | VCL  |
| 3                        | MD/FINED   | MD/ <b>PG7</b> /FINED  |
| 4                        | XCIN   | XCIN/ <b>PH7</b> *3  |
| 5                        | XCOUT  | XCOUT/ <b>PH6</b> *3   |
| 6                        | RES#   | RES#   |
| 7                        | XTAL/P37   | XTAL/P37/ <b>IRQ4</b>  |
| 8                        | VSS  | VSS  |
| 9                        | EXTAL/P36  | EXTAL/P36/ <b>IRQ2</b>   |
| 10                       | VCC  | VCC  |
| 11                       | P35/NMI  | P35/NMI  |
| 12                       | P32/MTIOC0C/TMO3/TXD6/SMOSI6/SSDA6/<br><b>IRQ2-DS</b> /RTCOUT/ <b>RTCIC2</b>                 | P32/MTIOC0C/TMO3/TXD6*3/SMOSI6*3/<br>SSDA6*3/ <b>TS0</b> *3/ <b>IRQ2</b> /RTCOUT                 |
| 13                       | P31/MTIOC4D/TMCI2/CTS1#/RTS1#/SS1#/<br><b>IRQ1-DS</b> / <b>RTCIC1</b>                        | P31/MTIOC4D/TMCI2/CTS1#/RTS1#/SS1#/<br><b>TS1</b> *3/ <b>IRQ1</b>                                |
| 14                       | P30/MTIOC4B/TMRI3/POE8#/RXD1/<br>SMISO1/SSCL1/ <b>IRQ0-DS</b> / <b>RTCIC0</b>                | P30/MTIOC4B/TMRI3/POE8#/RXD1/<br>SMISO1/SSCL1/ <b>TS2</b> *3/ <b>IRQ0</b>                        |
| 15                       | P27/MTIOC2B/TMCI3/SCK1   | P27/MTIOC2B/TMCI3/SCK1/ <b>TS3</b>   |
| 16                       | P26/MTIOC2A/TMO1/TXD1/SMOSI1/SSDA1   | P26/MTIOC2A/TMO1/ <b>LPTO</b> /TXD1/SMOSI1/<br>SSDA1/ <b>TS4</b>                                 |
| 17                       | P17/MTIOC3A/MTIOC3B/TMO1/POE8#/<br>SCK1/MISOA/ <b>SDA-DS</b> /IRQ7                           | P17/MTIOC3A/MTIOC3B/TMO1/POE8#/<br>SCK1/MISOA/ <b>SDA0</b> /IRQ7                                 |
| 18                       | P16/MTIOC3C/MTIOC3D/TMO2/TXD1/<br>SMOSI1/SSDA1/MOSIA/ <b>SCL-DS</b> /IRQ6/<br>RTCOUT/ADTRG0# | P16/MTIOC3C/MTIOC3D/TMO2/TXD1/<br>SMOSI1/SSDA1/MOSIA/ <b>SCL0</b> /IRQ6/<br>RTCOUT/ADTRG0#       |
| 19                       | P15/MTIOC0B/MTCLKB/TMCI2/RXD1/<br>SMISO1/SSCL1/IRQ5  | P15/MTIOC0B/MTCLKB/TMCI2/RXD1/<br>SMISO1/SSCL1/ <b>CRXD0</b> / <b>TS5</b> *3/IRQ5                |
| 20                       | P14/MTIOC3A/MTCLKA/TMRI2/CTS1#/<br>RTS1#/SS1#/IRQ4   | P14/MTIOC3A/MTCLKA/TMRI2/CTS1#/<br>RTS1#/SS1#/ <b>CTXD0</b> / <b>TS6</b> *3/IRQ4                 |
| 21                       | PH3/TMCI0  | PH3/ <b>MTIOC4D</b> /TMCI0/ <b>TS7</b> *3  |
| 22                       | PH2/TMRI0/IRQ1   | PH2/ <b>MTIOC4C</b> /TMRI0/ <b>TS8</b> *3/IRQ1   |
| 23                       | PH1/TMO0/IRQ0  | PH1/ <b>MTIOC3D</b> /TMO0/ <b>TS9</b> *3/IRQ0  |
| 24                       | PH0/CACREF   | PH0/ <b>MTIOC3B</b> / <b>TS10</b> *3/CACREF  |
| 25                       | P55/MTIOC4D/TMO3   | P55/ <b>MTIOC4A</b> /MTIOC4D/TMO3/ <b>CRXD0</b> /<br><b>TS11</b> *3                              |
| 26                       | P54/MTIOC4B/TMCI1  | P54/MTIOC4B/TMCI1/ <b>CTXD0</b> / <b>TS12</b> *3   |
| 27                       | PC7/MTIOC3A/TMO2/MTCLKB/TXD8/<br>SMOSI8/SSDA8/MISOA/CACREF                                   | PC7/MTIOC3A/MTCLKB/TMO2/ <b>LPTO</b> /<br>TXD8*3/SMOSI8*3/SSDA8*3/MISOA/ <b>TS13</b> /<br>CACREF |
| 28                       | PC6/MTIOC3C/MTCLKA/TMCI2/RXD8/<br>SMISO8/SSCL8/MOSIA   | PC6/MTIOC3C/MTCLKA/TMCI2/RXD8*3/<br>SMISO8*3/SSCL8*3/MOSIA/ <b>TS14</b>                          |
| 29                       | PC5/MTIOC3B/MTCLKD/TMRI2/SCK8/<br>RSPCKA   | PC5/ <b>MTIOC0C</b> /MTIOC3B/MTCLKD/TMRI2/<br>SCK8*3/RSPCKA/ <b>TS15</b>                         |

| 64-Pin<br>LFQFP/<br>LQFP | RX210   | RX140  |
|--------------------------|---|--|
| 30                       | PC4/MTIOC3D/MTCLKC/TMCI1/POE0#/<br>SCK5/CTS8#/RTS8#/SS8#/SSLA0      | PC4/MTIOC0A/MTIOC3D/MTCLKC/TMCI1/<br>POE0#/SCK5/CTS8#*3/RTS8#*3/SS8#*3/<br>SSLA0/TSCAP |
| 31                       | PC3/MTIOC4D/TXD5/SMOSI5/SSDA5                                       | PC3/MTIOC4D/TXD5/SMOSI5/SSDA5/<br>TS16*3   |
| 32                       | PC2/MTIOC4B/RXD5/SMISO5/SSCL5/<br>SSLA3                             | PC2/MTIOC4B/RXD5/SMISO5/SSCL5/<br>SSLA3/TS17*3   |
| 33                       | PB7/MTIOC3B/TXD9/SMOSI9/SSDA9                                       | PB7/PC1*2/MTIOC3B/TXD9*3/SMOSI9*3/<br>SSDA9*3/TS18*3                                   |
| 34                       | PB6/MTIOC3D/RXD9/SMISO9/SSCL9                                       | PB6/PC0*2/MTIOC3D/RXD9*3/SMISO9*3/<br>SSCL9*3/TS19*3                                   |
| 35                       | PB5/MTIOC2A/MTIOC1B/TMRI1/POE1#/<br>SCK9                            | PB5/MTIOC2A/MTIOC1B/TMRI1/POE1#/<br>SCK9*3/TS20*3                                      |
| 36                       | PB3/MTIOC0A/MTIOC4A/TMO0/POE3#/<br>SCK6                             | PB3/MTIOC0A/MTIOC4A/TMO0/POE3#/<br>LPTO/SCK6*3/TS22*3                                  |
| 37                       | PB1/MTIOC0C/MTIOC4C/TMCI0/TXD6/<br>SMOSI6/SSDA6/IRQ4-DS             | PB1/MTIOC0C/MTIOC4C/TMCI0/TXD6*3/<br>SMOSI6*3/SSDA6*3/TS24*3/IRQ4/CMPOB1               |
| 38                       | VCC   | VCC  |
| 39                       | PB0/MTIC5W/RXD6/SMISO6/SSCL6/<br>RSPCKA                             | PB0/MTIOC3D/MTIC5W/RXD6*3/SMISO6*3/<br>SSCL6*3/RSPCKA/TS25                             |
| 40                       | VSS   | VSS  |
| 41                       | PA6/MTIC5V/MTCLKB/TMCI3/POE2#/<br>CTS5#/RTS5#/SS5#/MOSIA            | PA6/MTIOC3D/MTIC5V/MTCLKB/TMCI3/<br>POE2#/CTS5#/RTS5#/SS5#/MOSIA/TS26*3                |
| 42                       | PA4/MTIC5U/MTCLKA/TMRI0/TXD5/<br>SMOSI5/SSDA5/SSLA0/IRQ5-DS/CVREFB1 | PA4/MTIOC4C/MTIC5U/MTCLKA/TMRI0/<br>TXD5/SMOSI5/SSDA5/SSLA0/TS28/IRQ5/<br>CVREFB1      |
| 43                       | PA3/MTIOC0D/MTCLKD/RXD5/SMISO5/<br>SSCL5/IRQ6-DS/CMPB1              | PA3/MTIOC0D/MTIOC4D/MTIC5V/MTCLKD/<br>RXD5/SMISO5/SSCL5/TS29/IRQ6/CMPB1                |
| 44                       | PA1/MTIOC0B/MTCLKC/SCK5/SSLA2/<br>CVREFA                            | PA1/MTIOC0B/MTIOC3B/MTCLKC/SCK5/<br>SSLA2/TS31   |
| 45                       | PA0/MTIOC4A/SSLA1/CACREF  | PA0/MTIOC4A/SSLA1/TS32*3/CACREF  |
| 46                       | PE5/MTIOC4C/MTIOC2B/IRQ5/AN013                                      | PE5/MTIOC4C/MTIOC2B/IRQ5/AN021/<br>CMPOB0  |
| 47                       | PE4/MTIOC4D/MTIOC1A/AN012/CMPA2                                     | PE4/MTIOC4D/MTIOC1A/MTIOC4A/TS33/<br>AN020/CMPA2/CLKOUT                                |
| 48                       | PE3/MTIOC4B/POE8#/CTS12#/RTS12#/<br>SS12#/AN011/CMPA1               | PE3/MTIOC1B/MTIOC4B/POE8#/CTS12#/<br>RTS12#/SS12#/TS34/AN019/CLKOUT                    |
| 49                       | PE2/MTIOC4A/RXD12/RDX12/SMISO12/<br>SSCL12/IRQ7-DS/AN010/CVREFB0    | PE2/MTIOC4A/RXD12/RDX12/SMISO12/<br>SSCL12/TS35/IRQ7/AN018/CVREFB0                     |
| 50                       | PE1/MTIOC4C/TXD12/TDX12/SIOX12/<br>SMOSI12/SSDA12/AN009/CMPB0       | PE1/MTIOC4C/TXD12/TDX12/SIOX12/<br>SMOSI12/SSDA12/AN017/CMPB0                          |
| 51                       | PE0/SCK12/AN008   | PE0/SCK12/AN016  |
| 52                       | VREFL   | P47*1/AN007  |
| 53                       | P46/AN006   | P46*1/AN006  |
| 54                       | VREFH   | P45*1/AN005  |
| 55                       | P44/AN004   | P44*1/AN004  |
| 56                       | P43/AN003   | P43*1/AN003  |
| 57                       | P42/AN002   | P42*1/AN002  |
| 58                       | P41/AN001   | P41*1/AN001  |
| 59                       | VREFLO  | VREFLO/PJ7*1   |
| 60                       | P40/AN000   | P40*1/AN000  |

| 64-Pin<br>LFQFP/<br>LQFP | RX210   | RX140        |
|--------------------------|---------|--------------|
| 61                       | VREFH0  | VREFH0/PJ6*1 |
| 62                       | AVCC0   | AVCC0        |
| 63                       | P05/DA1 | P05*1/DA1    |
| 64                       | AVSS0   | AVSS0        |

- Notes: 1. The power supply of the I/O buffer for these pins is AVCC0.  
 2. PC0 and PC1 are valid only when the port switching function is selected.  
 3. Not implemented on products with a ROM capacity of 64 KB.

### 3.3 48-Pin Package

Table 3.3 is a comparative listing of the pin functions of 48-pin package products.

**Table 3.3 Comparative Listing of 48-Pin Package Pin Functions**

| 48-Pin<br>LFQFP/<br>HWQFN | RX210   | RX140  |
|---------------------------|---|--|
| 1                         | VCL   | VCL  |
| 2                         | MD/FINED  | MD/ <b>PG7</b> /FINED  |
| 3                         | RES#  | RES#   |
| 4                         | XTAL/P37  | XTAL/P37/ <b>IRQ4</b>  |
| 5                         | VSS   | VSS  |
| 6                         | EXTAL/P36   | EXTAL/P36/ <b>IRQ2</b>   |
| 7                         | VCC   | VCC  |
| 8                         | P35/NMI   | P35/NMI  |
| 9                         | P31/MTIOC4D/TMCI2/CTS1#/RTS1#/SS1#/<br><b>IRQ1-DS</b>                                 | P31/MTIOC4D/TMCI2/CTS1#/RTS1#/SS1#/<br><b>TS1</b> *3/ <b>IRQ1</b>  |
| 10                        | P30/MTIOC4B/TMRI3/POE8#/RXD1/<br>SMISO1/SSCL1/ <b>IRQ0-DS</b>                         | P30/MTIOC4B/TMRI3/POE8#/RXD1/<br>SMISO1/SSCL1/ <b>TS2</b> *3/ <b>IRQ0</b>  |
| 11                        | P27/MTIOC2B/TMCI3/SCK1  | P27/MTIOC2B/TMCI3/SCK1/ <b>TS3</b>   |
| 12                        | P26/MTIOC2A/TMO1/TXD1/SMOSI1/SSDA1  | P26/MTIOC2A/TMO1/ <b>LPTO</b> /TXD1/SMOSI1/<br>SSDA1/ <b>TS4</b>   |
| 13                        | P17/MTIOC3A/MTIOC3B/TMO1/POE8#/<br>SCK1/MISOA/ <b>SDA-DS</b> /IRQ7                    | P17/MTIOC3A/MTIOC3B/TMO1/POE8#/<br>SCK1/MISOA/ <b>SDA0</b> /IRQ7   |
| 14                        | P16/MTIOC3C/MTIOC3D/TMO2/TXD1/<br>SMOSI1/SSDA1/MOSIA/ <b>SCL-DS</b> /IRQ6/<br>ADTRG0# | P16/MTIOC3C/MTIOC3D/TMO2/TXD1/<br>SMOSI1/SSDA1/MOSIA/ <b>SCL0</b> /IRQ6/<br>ADTRG0#/ <b>RTCOUT</b>                   |
| 15                        | P15/MTIOC0B/MTCLKB/TMCI2/RXD1/<br>SMISO1/SSCL1/IRQ5                                   | P15/MTIOC0B/MTCLKB/TMCI2/RXD1/<br>SMISO1/SSCL1/ <b>CRXD0</b> / <b>TS5</b> *3/IRQ5                                    |
| 16                        | P14/MTIOC3A/MTCLKA/TMRI2/CTS1#/<br>RTS1#/SS1#/IRQ4                                    | P14/MTIOC3A/MTCLKA/TMRI2/CTS1#/<br>RTS1#/SS1#/ <b>CTXD0</b> / <b>TS6</b> *3/IRQ4                                     |
| 17                        | PH3/TMCI0   | PH3/ <b>MTIOC4D</b> /TMCI0/ <b>TS7</b> *3  |
| 18                        | PH2/TMRI0/IRQ1  | PH2/ <b>MTIOC4C</b> /TMRI0/ <b>TS8</b> *3/IRQ1   |
| 19                        | PH1/TMO0/IRQ0   | PH1/ <b>MTIOC3D</b> /TMO0/ <b>TS9</b> *3/IRQ0  |
| 20                        | PH0/CACREF  | PH0/ <b>MTIOC3B</b> / <b>TS10</b> *3/CACREF  |
| 21                        | PC7/MTIOC3A/TMO2/MTCLKB/TXD8/<br>SMOSI8/SSDA8/MISOA/CACREF                            | PC7/MTIOC3A/TMO2/MTCLKB/ <b>LPTO</b> /<br>TXD8*3/SMOSI8*3/SSDA8*3/MISOA/ <b>TS13</b> /<br>CACREF                     |
| 22                        | PC6/MTIOC3C/MTCLKA/TMCI2/RXD8/<br>SMISO8/SSCL8/MOSIA                                  | PC6/MTIOC3C/MTCLKA/TMCI2/RXD8*3/<br>SMISO8*3/SSCL8*3/MOSIA/ <b>TS14</b>  |
| 23                        | PC5/MTIOC3B/MTCLKD/TMRI2/SCK8/<br>RSPCKA  | PC5/ <b>MTIOC0C</b> /MTIOC3B/MTCLKD/TMRI2/<br>SCK8*3/RSPCKA/ <b>TS15</b>   |
| 24                        | PC4/MTIOC3D/MTCLKC/TMCI1/POE0#/<br>SCK5/CTS8#/RTS8#/SS8#/SSLA0                        | PC4/ <b>MTIOC0A</b> /MTIOC3D/MTCLKC/TMCI1/<br>POE0#/SCK5/CTS8*3/RTS8*3/SS8*3/<br>SSLA0/ <b>TSCAP</b>                 |
| 25                        | PB5/MTIOC2A/MTIOC1B/TMRI1/POE1#   | PB5/ <b>PC3</b> *1/MTIOC2A/MTIOC1B/TMRI1/<br>POE1#/ <b>TS20</b> *3   |
| 26                        | PB3/MTIOC0A/MTIOC4A/TMO0/POE3#/<br>SCK6   | PB3/ <b>PC2</b> *1/MTIOC0A/MTIOC4A/TMO0/<br>POE3#/ <b>LPTO</b> /SCK6*3/ <b>TS22</b> *3                               |
| 27                        | PB1/MTIOC0C/MTIOC4C/TMCI0/TXD6/<br>SMOSI6/SSDA6/ <b>IRQ4-DS</b>                       | PB1/ <b>PC1</b> *1/MTIOC0C/MTIOC4C/TMCI0/<br>TXD6*3/SMOSI6*3/SSDA6*3/ <b>TS24</b> *3/ <b>IRQ4</b> /<br><b>CMPOB1</b> |
| 28                        | VCC   | VCC  |



| 48-Pin<br>LFQFP/<br>HWQFN | RX210   | RX140   |
|---------------------------|---|---|
| 29                        | PB0/MTIC5W/RXD6/SMISO6/SSCL6/<br>RSPCKA                             | PB0/PC0*1/MTIOC3D/MTIC5W/RXD6*3/<br>SMISO6*3/SSCL6*3/RSPCKA/TS25                  |
| 30                        | VSS   | VSS   |
| 31                        | PA6/MTIC5V/MTCLKB/TMCI3/POE2#/<br>CTS5#/RTS5#/SS5#/MOSIA            | PA6/MTIOC3D/MTIC5V/MTCLKB/TMCI3/<br>POE2#/CTS5#/RTS5#/SS5#/MOSIA/TS26*3           |
| 32                        | PA4/MTIC5U/MTCLKA/TMRI0/TXD5/<br>SMOSI5/SSDA5/SSLA0/IRQ5-DS/CVREFB1 | PA4/MTIOC4C/MTIC5U/MTCLKA/TMRI0/<br>TXD5/SMOSI5/SSDA5/SSLA0/TS28/IRQ5/<br>CVREFB1 |
| 33                        | PA3/MTIOC0D/MTCLKD/RXD5/SMISO5/<br>SSCL5/IRQ6-DS/CMPB1              | PA3/MTIOC0D/MTIOC4D/MTIC5V/MTCLKD/<br>RXD5/SMISO5/SSCL5/TS29/IRQ6/CMPB1           |
| 34                        | PA1/MTIOC0B/MTCLKC/SCK5/SSLA2<br>CVREFA                             | PA1/MTIOC0B/MTIOC3B/MTCLKC/SCK5/<br>SSLA2/TS31                                    |
| 35                        | PE4/MTIOC4D/MTIOC1A/AN012/CMPA2                                     | PE4/MTIOC4D/MTIOC1A/MTIOC4A/TS33/<br>AN020/CMPA2/CLKOUT                           |
| 36                        | PE3/MTIOC4B/POE8#/CTS12#/RTS12#/<br>AN011/CMPA1                     | PE3/MTIOC1B/MTIOC4B/POE8#/CTS12#/<br>RTS12#/TS34/AN019/CLKOUT                     |
| 37                        | PE2/MTIOC4A/RXD12/RXDX12/SSCL12/<br>IRQ7-DS/AN010/CVREFB0           | PE2/MTIOC4A/RXD12/RXDX12/SSCL12/<br>TS35/IRQ7/AN018/CVREFB0                       |
| 38                        | PE1/MTIOC4C/TXD12/TXDX12/SIOX12/<br>SSDA12/AN009/CMPB0              | PE1/MTIOC4C/TXD12/TXDX12/SIOX12/<br>SSDA12/AN017/CMPB0                            |
| 39                        | VREFL   | P47*2/AN007   |
| 40                        | P46/AN006   | P46*2/AN006   |
| 41                        | VREFH   | P45*2/AN005   |
| 42                        | P42/AN002   | P42*2/AN002   |
| 43                        | P41/AN001   | P41*2/AN001   |
| 44                        | VREFL0  | VREFL0/PJ7*2  |
| 45                        | P40/AN000   | P40*2/AN000   |
| 46                        | VREFH0  | VREFH0/PJ6*2  |
| 47                        | AVCC0   | AVCC0   |
| 48                        | AVSS0   | AVSS0   |

- Notes: 1. PC0 to PC3 are valid only when the port switching function is selected.  
2. The power supply of the I/O buffer for these pins is AVCC0.  
3. Not implemented on products with a ROM capacity of 64 KB.

## 4. Important Information when Migrating Between MCUs

This section presents important information on differences between the RX140 Group and the RX210 Group. 4.1, Notes on Functional Design, presents information regarding the software.

### 4.1 Notes on Functional Design

Some software that runs on the RX210 Group is compatible with the RX140 Group. Nevertheless, appropriate caution must be exercised due to differences in aspects such as operation timing and electrical characteristics.

Software-related considerations regarding function settings that differ between the RX140 Group and RX210 Group are as follows:

For differences between modules and functions, refer to 2, Comparative Overview of Specifications. For further information, refer to the User's Manual: Hardware of each MCU group, listed in 5, Reference Documents.

#### 4.1.1 VCL Pin (External Capacitor)

Connect a smoothing capacitor rated at 4.7  $\mu$ F to the VCL pin of the RX140 Group for stabilization of the internal power supply.

#### 4.1.2 Transition to Boot Mode (FINE Interface)

On the RX140 Group a transition to boot mode (FINE interface) occurs when the MD pin is low-level at the time of release from a reset and is then switched to high-level within 20 to 100 msec. For details on operating modes, refer to RX140 Group User's Manual: Hardware, listed in section 5, Reference Documents.

#### 4.1.3 Mode Setting Pins

The mode setting pins after reset cancellation are the MD pin only on the RX140 Group and the MD pin and PC7 pin on the RX210 Group.

#### 4.1.4 User Boot Mode

UB code A, UB code B, and user boot mode are implemented on the RX210 Group but not on the RX140 Group. When using the start-up program protection function on the RX140 Group, it is possible to use any interface to program and erase the user area in flash memory as an alternative to user boot mode. For details, refer to 4.1.5, Start-Up Program Protection, in RX140 Group User's Manual: Hardware, listed in section 5, Reference Documents.

#### 4.1.5 Clock Frequency Settings

On the RX210 Group it is necessary to make frequency settings for the system clock (ICLK) and external bus clock (BCLK) such that  $ICLK \geq BCLK$ . On the RX140 Group it is necessary to make frequency settings for the system clock (ICLK), peripheral module clocks B and D (PCLKB and PCLKD), and the FlashIF clock (FCLK) such that  $ICLK:FCLK$  and  $PCLKB$  and  $PCLKD = 1:N$  (where N is an integer value).

#### 4.1.6 PLL Circuit

The frequency multiplication factor of the PLL circuit can be set to  $\times 8$  to  $\times 25$  on the RX210 Group and to  $\times 4$  or  $\times 12$  (in  $\times 0.5$  increments) on the RX140 Group. To use the PLL circuit, change the setting of the PLLCR.STC bits to an appropriate value.

#### 4.1.7 All-Module Clock Stop Mode

The RX140 Group does not have an all-module clock stop mode.

#### 4.1.8 Exception Vector Table

The address of the vector table is fixed on the RX210 Group, but on the RX140 Group the vector table is relocatable using the value set in the exception table register (EXTB) as the start address.

#### 4.1.9 Endian Settings

On the RX210 Group the endian setting is configured in the MDES or MDEB register, according to the operating mode, but on the RX140 Group the endian settings is configured in the MDE register, regardless of the operating mode.

#### 4.1.10 Restrictions on Compare Function

The compare function of the 12-bit A/D converter on the RX140 Group is subject to the following restrictions.

1. The compare function cannot be used together with the self-diagnosis function or double trigger mode. (The compare function is not available for the ADRD and ADDBLDR registers.)
2. It is necessary to specify single scan mode when using match or mismatch event outputs.
3. When the temperature sensor or internal reference voltage is selected for window A, window B operations are disabled.
4. When the temperature sensor or internal reference voltage is selected for window B, window A operations are disabled.
5. It is not possible to set the same channel for window A and window B.
6. It is necessary to specify single scan mode when using the buffer function. (Also, it is not possible to use double trigger mode together with the compare function.)
7. It is necessary to set the reference voltage values such that the high-side reference voltage value is equal to or larger than the low-side reference voltage value.

#### 4.1.11 Eliminating I<sup>2</sup>C Bus Interface Noise

The RX210 Group has integrated analog noise filters on the SCL and SDA lines, but the RX140 Group has no integrated analog noise filters.

#### 4.1.12 MOSCWTCR Register

On the RX210 Group this register counts cycles of the main clock, but on the RX140 Group it counts cycles of the LOCO clock.

#### 4.1.13 Initialization of Port Direction Register (PDR)

The method of initializing the PDR register differs between the RX210 Group and RX140 Group, even on products with the same pin count.

#### 4.1.14 Scan Conversion Time of 12-Bit A/D Converter

The scan conversion time differs between the RX210 Group and RX140 Group. The scan conversion time ( $t_{SCAN}$ ) for each group of a single scan where the number of selected channels is  $n$  is expressed by the equations below. For details, refer to the description of the 12-bit A/D converter analog input sampling time and scan conversion time in the User's Manual: Hardware of the RX210 Group and RX140 Group, listed in section 5, Reference Documents.

$$\text{RX210: } t_{SCAN} = t_D + t_{SH} + (t_{DIS} \times n) + t_{DIAG} + (t_{CONV} \times n) + t_{ED}$$

$$\text{RX140: } t_{SCAN} = t_D + (t_{DIS} \times n) + t_{DIAG} + (t_{CONV} \times n) + t_{ED}$$

|            |   |
|------------|---|
| $t_D$      | Start-of-scanning-delay time                            |
| $t_{SH}$   | Channel-dedicated sample-and-hold circuit sampling time |
| $t_{SPL}$  | Sampling time   |
| $t_{DIS}$  | Disconnection detection assist processing time          |
| $t_{DIAG}$ | Self-diagnosis A/D conversion processing time           |
| $t_{CONV}$ | A/D conversion processing time                          |
| $t_{ED}$   | End-of-scanning-delay time                              |

**4.1.15 Note on Operating Frequency and Voltage Ranges in Operating Power Control Modes**

The maximum operating frequencies during flash memory read operations in each of the operating power control modes differ between the RX210 Group and RX140 Group. Refer to the table below for details.

**Operating Frequency and Voltage Ranges in Operating Power Control Modes**

| Operating Power Control Mode           | Operating Voltage Range | Operating Frequency Range |                  |                  |                  |                 |                                   |
|--|-------------------------|---------------------------|------------------|------------------|------------------|-----------------|-----------------------------------|
|  |                         | Flash Memory Read         |                  |                  |                  |                 | Flash Memory Programming/ Erasure |
|  |                         | ICLK                      | FCLK             | PCLKD            | PCLKB            | BCLK            | FCLK                              |
| High-speed operating mode (RX140)      | 1.8 to 5.5 V            | Up to 48 MHz              | Up to 48 MHz     | Up to 48 MHz     | Up to 32 MHz     | —               | 1 MHz to 48 MHz                   |
| High-speed operating mode (RX210)      | 3.6 to 5.5 V            | 50 MHz max.               | 32 MHz max.      | 50 MHz max.      | 32 MHz max.      | 25 MHz max.     | 4 MHz to 32 MHz                   |
|  | 2.7 to 3.6 V            |                           |                  |                  |                  |                 | 4 MHz to 32 MHz                   |
|  | 1.8 to 2.7 V            | —                         | —                | —                | —                | —               | —                                 |
|  | 1.62 to 1.8 V           | —                         | —                | —                | —                | —               | —                                 |
| Middle-speed operating mode (RX140)    | 1.8 to 5.5 V            | Up to 24 MHz              | Up to 24 MHz     | Up to 24 MHz     | Up to 24 MHz     | —               | 1 MHz to 24 MHz                   |
| Middle-speed operating mode 1A (RX210) | 3.6 to 5.5 V            | 32 MHz max.               | 32 MHz max.      | 32 MHz max.      | 32 MHz max.      | 25 MHz max.     | 4 MHz to 32 MHz                   |
|  | 2.7 to 3.6 V            |                           |                  |                  |                  |                 | 4 MHz to 32 MHz                   |
|  | 1.8 to 2.7 V            | —                         | —                | —                | —                | —               | —                                 |
|  | 1.62 to 1.8 V           | 20 MHz max.               | 20 MHz max.      | 20 MHz max.      | 20 MHz max.      | 20 MHz max.     | —                                 |
| Middle-speed operating mode 1B (RX210) | 3.6 to 5.5 V            | 32 MHz max.               | 32 MHz max.      | 32 MHz max.      | 32 MHz max.      | 25 MHz max.     | —                                 |
|  | 2.7 to 3.6 V            |                           |                  |                  |                  |                 | 4 MHz to 32 MHz                   |
|  | 1.8 to 2.7 V            | —                         | —                | —                | —                | —               | 4 MHz to 32 MHz                   |
|  | 1.62 to 1.8 V           | 20 MHz max.               | 20 MHz max.      | 20 MHz max.      | 20 MHz max.      | 20 MHz max.     | 4 MHz to 32 MHz                   |
| Middle-speed operating mode 2 (RX140)  | 1.8 to 5.5 V            | Up to 1 MHz               | Up to 1 MHz      | Up to 1 MHz      | Up to 1 MHz      | —               | 1 MHz                             |
| Low-speed operating mode 1 (RX210)     | 3.6 to 5.5 V            | 1 MHz max.                | 1 MHz max.       | 1 MHz max.       | 1 MHz max.       | 1 MHz max.      | —                                 |
|  | 2.7 to 3.6 V            |                           |                  |                  |                  |                 | —                                 |
|  | 1.8 to 2.7 V            |                           |                  |                  |                  |                 | —                                 |
|  | 1.62 to 1.8 V           |                           |                  |                  |                  |                 | —                                 |
| Low-speed operating mode (RX140)       | 1.8 to 5.5 V            | Up to 32.768 kHz          | Up to 32.768 kHz | Up to 32.768 kHz | Up to 32.768 kHz | —               | —                                 |
| Low-speed operating mode 2 (RX210)     | 3.6 to 5.5 V            | 32.768 kHz max.           | 32.768 kHz max.  | 32.768 kHz max.  | 32.768 kHz max.  | 32.768 kHz max. | —                                 |
|  | 2.7 to 3.6 V            |                           |                  |                  |                  |                 | —                                 |
|  | 1.8 to 2.7 V            | —                         | —                | —                | —                | —               | —                                 |
|  | 1.62 to 1.8 V           | —                         | —                | —                | —                | —               | —                                 |

#### 4.1.16 Differences Among Chip Versions

There are differences in functionality among the different chip versions of RX210 Group MCUs. Refer to the table below for details.

| Section  |  | Specification Differences   |   |   |
|--|--|---|---|---|
|  |  | Chip Version A  | Chip Version C  | Chip Version B  |
| 9. Clock Generation Circuit                            | 9.2.2 System Clock Control Register 3 (SCKCR3)                     | The main clock oscillator cannot be selected as the clock source.   | The main clock oscillator can be selected as the clock source.  | ←<br>(Same as at left)  |
|  | 9.2.17 PLL Power Control Register (PLLPCR)                         | There is no PLLPCR register. Therefore, there is no functionality for powering off the PLL to reduce power consumption. | ←<br>(Same as at left)  | The PLLPCR register has been added. This provides functionality to power off the PLL to reduce power consumption when the PLL will not be used. |
| 10. Clock Frequency Accuracy Measurement Circuit (CAC) | 10.2.2 CAC Control Register 1 (CACR1)                              | The output clock of the main clock oscillator cannot be selected as the frequency measurement clock.                    | The output clock of the main clock oscillator can be selected as the frequency measurement clock.       | ←<br>(Same as at left)  |
|  | 10.2.3 CAC Control Register 2 (CACR2)                              | The output clock of the main clock oscillator cannot be selected as the reference signal generation clock.              | The output clock of the main clock oscillator can be selected as the reference signal generation clock. | ←<br>(Same as at left)  |
| 11. Low Power Consumption                              | 11.2.5 Operating Power Control Register (OPCCR)                    | Middle-speed operating modes 2A and 2B are not implemented.   | ←<br>(Same as at left)  | Middle-speed operating modes 2A and 2B have been added to reduce current consumption during operation.  |
|  | 11.2.6 Sleep Mode Return Clock Source Switching Register (RSTCKCR) | The main clock oscillator cannot be selected as the sleep mode return clock source.                                     | The main clock oscillator can be selected as the sleep mode return clock source.                        | ←<br>(Same as at left)  |
|  | 11.2.18 Flash HOCO Software Standby Control Register (FHSSBYCR)    | It is necessary to control the power supply for the flash memory in software standby mode.                              | ←<br>(Same as at left)  | It is not necessary to control the power supply for the flash memory in software standby mode.  |
| 19. I/O Ports  | Table 19.2 Port Functions  | Port 17 is not 5 V tolerant.  | Port 17 is 5 V tolerant.  | ←<br>(Same as at left)  |

## 5. Reference Documents

### User's Manual: Hardware

RX210 Group User's Manual: Hardware Rev.1.50 (R01UH0037EJ0150)

(The latest version can be downloaded from the Renesas Electronics website.)

RX140 Group User's Manual: Hardware Rev.1.10 (R01UH0905EJ0110)

(The latest version can be downloaded from the Renesas Electronics website.)

### Technical Update/Technical News

(The latest information can be downloaded from the Renesas Electronics website.)

## Related Technical Updates

This module reflects the content of the following technical updates:

TN-RX\*-A035B/E  
TN-RX\*-A080A/E  
TN-RX\*-A087A/E  
TN-RX\*-A094A/E  
TN-RX\*-A096A/E  
TN-RX\*-A097A/E  
TN-RX\*-A099A/E  
TN-RX\*-A107A/E  
TN-RX\*-A118A/E  
TN-RX\*-A138A/E  
TN-RX\*-A141A/E  
TN-RX\*-A147A/E  
TN-RX\*-A151A/E  
TN-RX\*-A177A/E  
TN-RX\*-A188A/E  
TN-RX\*-A193A/E  
TN-RX\*-A0147B/E  
TN-RX\*-A0231A/E  
TN-RX\*-A0224B/E  
TN-RX\*-A0239B/E  
TN-RX\*-A0258A/E

**Revision History**

| Rev. | Date          | Description |  |
|------|---------------|-------------|--|
|      |               | Page        | Summary  |
| 1.00 | Jan. 31, 2022 | —           | First edition issued   |
| 1.10 | Mar. 28, 2022 | 21          | <i>Corrected:</i> Table 2.10 Comparison of Clock Generation Circuit Registers  |
|      |               | 45          | <i>Revised:</i> Table 2.30 Comparative Overview of I/O Ports (80-Pin)<br><i>Revised:</i> Table 2.31 Comparative Overview of I/O Ports (64-Pin) |
|      |               | 106         | <i>Revised:</i> Table 3.1 Comparative Listing of 80-Pin Package Pin Functions  |
|      |               | 109         | <i>Revised:</i> Table 3.2 Comparative Listing of 64-Pin Package Pin Functions  |



## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

### 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

### 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

### 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

### 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

### 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

### 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).