

## Making Accurate Voltage Noise and Current Noise Measurements on Operational Amplifiers Down to 0.1Hz

AN1560  
Rev.1.00  
Jan 11, 2011

### Abstract

Making accurate voltage and current noise measurements on op amps in the nV and fA range can be challenging. This problem is often addressed by two different approaches. Both approaches concentrate on reducing the noise of the amplifiers used to measure the Device Under Test (DUT). The first approach uses conventional cross-correlation techniques to remove un-correlated noise and a procedure to remove the correlated noise contributions made by the amplifiers used to measure the DUT [1]. The second approach, and the subject of this Application Note, consists of designing a test platform with an effective background noise at least 10dB lower than the DUT.

To obtain a test platform with this level of performance requires: the removal of environmental electrical disturbances, the use of batteries for low noise voltage sources, the use of a Post Amplifier (PA) to raise the DUT noise above the measurement system's noise floor, control software to measure accurate noise data down to 0.1Hz and processing software to eliminate external noise and generate the DUT's voltage ( $e_n$ ) and current ( $i_n$ ) noise plots.

This Application Note will discuss the procedures used to obtain a test platform that is capable of measuring nV and fA down to 0.1Hz. The test platform's capability is illustrated by measuring the voltage and current noise of Intersil's ISL28190 (Bipolar inputs, 1nV/√Hz) operational amplifier and Intersil's ISL28148 (MOS inputs, 16fA/√Hz) operational amplifier.

### Introduction

To measure an accurate internal noise of an Op Amp, for a data sheet spec, two types of external noise sources (Environmental and Johnson) must be removed from the measurement. Environmental noise is any unwanted signals arriving as either voltage or current, at any of the amplifiers terminals or surrounding circuitry. It can appear as spikes, steps, sign waves or random noise. This noise can come from anywhere: nearby machinery, power lines, RF transmitters, lab power supplies or lab computers. The Environmental noise is minimized by isolating the DUT in a Faraday cage and powering the DUT with batteries.

The second external noise source is Johnson noise. Johnson noise is the noise generated by the external biasing and gain setting resistors of the DUT and test platform. Johnson noise is subtracted out from the total noise measurement through processing software so only the internal noise of the DUT is reported.

This Application Note will:

1. Discuss basic noise equations (external and internal) and then use these equations to extract the DUT noise from our test platform's noise.
2. Discuss the use of a Post Amplifier (PA) to lower our HP35670A Dynamic Signal Analyzer's (DSA) effective noise floor from 20nV/√Hz to 3nV/√Hz.
3. Illustrate the effectiveness of our Faraday cage to remove environmental noise.
4. Discuss AC coupling of DUT, PA and DSA.
5. Determine the required gain of the DUT to enable the test platform to measure voltage noise below 3nV/√Hz.
6. Discuss considerations for choosing the optimum series resistor  $R_S$  to measure current noise.
7. Discuss the Test Platform Algorithm.
8. Present conclusions.

### Basic Equations For Calculating Noise

Johnson noise is the only resistive noise source considered in this controlled lab study. Other resistive noise sources such as contact noise, shot noise and parasitics associated with particular types of resistors could also contribute noise in an application.

A typical figure of merit for amplifier noise is noise density. Voltage-noise density is specified in nV/√Hz, while current-noise density is usually in units of pA/√Hz [2]. For simplicity, these measurements are referred to the amplifier inputs; thus removing the need to account for the amplifiers gain.

#### External Johnson Noise

At temperatures above absolute zero, all resistances generate Johnson noise due to the thermal movement of charge carriers. This noise increases with resistance, temperature and bandwidth. The voltage and current noise are given by Equations 1 and 2, respectively [3, 4, 5].

External Johnson Voltage Noise

$$V_n = e_n = \sqrt{4kTB R} \quad (\text{EQ. 1})$$

External Johnson Current Noise

$$i_n = \sqrt{\frac{4kTB}{R}} \quad (\text{EQ. 2})$$

Where:

k is Boltzmann's constant ( $1.38 \times 10^{-23}$  J/K).

T is the temperature in Kelvin ( $273.15 + \text{Ambient } ^\circ\text{C}$ ).

R is the resistance ( $\Omega$ )

B is the bandwidth in Hz.

Note: Bandwidth is 1Hz for all measurements and not shown in all Equations presented in the Application Note.

### Internal Noise of the DUT

Figure 1 shows the internal noise of an Op Amp referenced to the amplifiers inputs. Measurements Referenced To the Input are referred to as RTI. To generate this curve, the external noise has been removed from the final values shown along with any gain the measurement circuits may have added. The internal noise of an amplifier has two distinct frequency ranges. At very low frequencies, the noise amplitude is inversely proportional to frequency and is referred to as the 1/f noise. At frequencies above the corner frequency, the noise amplitude is essentially flat.

Equation 3 is used to calculate the total noise voltage Referenced To the Output (RTO) for the basic Op Amp in Figure 2.

$$e_t = \sqrt{e_n^2 + (R_S \times i_n)^2 + (R_1 \parallel R_2 \times i_n)^2 + 4kT(R_S + R_1 \parallel R_2) \times A_V} \quad (\text{EQ. 3})$$

Where:

$e_t$  = Total voltage noise RTO at a given frequency.

$e_n$  = RTI voltage-noise of DUT at a given frequency.

$R_1 \parallel R_2 = R_1 R_2 / (R_1 + R_2) \Omega$

$i_n$  = RTI current-noise of the DUT at a given frequency.

$k$  = Boltzmann's constant ( $1.38 \times 10^{-23}$  J/K).

$T$  = Ambient temp in Kelvin ( $273.15 + \text{Ambient } ^\circ\text{C}$ ).

$A_V = \text{Gain of Op Amp } (1 + R_1/R_2)$ .

### Procedure to Improve the DSA's Effective Noise Floor

Figure 3 shows the noise floor of the HP35670A DSA measured with the input grounded. From this graph, the minimum noise floor is around 20nV/√Hz. A technique to improve the measurement noise floor of the test platform is to add a Post Amplifier to gain the noise being measured above the noise floor of the DSA. Figure 4 shows the final test platform schematic which includes the DSA, HA-5147 PA, DUT and the AC coupling of the DUT offset and the PA offset voltage. Note: the HA-5147 was cherry picked for its low (11nV/√Hz at 0.1Hz) 1/f noise performance.




FIGURE 1. AMPLIFIER INTERNAL VOLTAGE NOISE (RTI) vs FREQUENCY




FIGURE 2. OP AMP NOISE MODEL




FIGURE 3. NOISE FLOOR OF THE HP35670A DYNAMIC SIGNAL ANALYZER




FIGURE 4. COMPLETE LOW NOISE TEST PLATFORM SCHEMATIC

The minimum gain of the PA is the gain that overcomes the noise floor of the DSA down to 0.1Hz frequency. Figure 5 shows the noise floor of the HP35670A DSA (pink curve), the RTO noise voltage of the PA with the gain set to 26 (blue curve), and the RTO noise voltage of the PA with the gain set to 101 (green curve). Notice that the gain of 26 is not enough and the PA's RTO noise voltage is swamped out by the DSA's noise floor for frequencies less than 10Hz. Setting the PA's gain to 101 is enough to overcome the DSA noise floor by 20dB at 1kHz and 3.3 dB at 0.1Hz.




FIGURE 5. SETTING THE GAIN OF THE POST AMPLIFIER TO OVERCOME THE RTO DSA NOISE FLOOR

Figure 6 shows the RTI noise voltage of our PA set to a gain of 101 (green trace) and the original DSA noise floor (pink trace) repeated for comparison purposes. By referencing the PA noise to the input, (dividing by  $A_V = 101$ ) we are now able to effectively measure a flat band RTI noise of  $3nV/\sqrt{Hz}$ , which is the noise floor of our HA-5147.

## Faraday Cage to Remove Environmental Noise

Figure 7 shows the result of testing an HA-5147 ( $A_V = 101$ ) inside and outside our Faraday cage. The Faraday cage enables us to maintain a noise floor of  $3nV/\sqrt{Hz}$  over an additional decade of frequency in the flat band region. For frequencies below 100Hz, the improvement in the noise floor is critical in making noise

measurements down to 0.1Hz. For frequencies above 100Hz, environmental noise was not a factor for our given lab conditions.




FIGURE 6. EFFECTIVE RTI  $3nV/\sqrt{Hz}$  NOISE FLOOR OF THE PA AND DSA




FIGURE 7. EFFECTS OF FARADAY CAGE ON LOW FREQUENCY ENVIRONMENTAL NOISE

## AC Coupling of the Post Amp and the DUT

The output of the PA and DUT need to be AC coupled to avoid over-driving the DSA's input or railing the output of the PA, as a result of the DC offset caused by VOS and  $I_b$  (reference Figure 4). The subsequent measurements were performed on the PA and DSA to minimize any errors before measuring any noise on the DUT.

Initially, the test platform used the internal AC coupling of the HP35670A DSA. Test results at frequencies below 10Hz were artificially low, when compared to the expected results for HA-5147 at 1Hz. The cause of the error was determined to be the internal AC coupling circuitry of our DSA. Figure 8 shows the effective roll-off in gain of the DSA's internal AC coupling circuit (red trace) compared to the roll-off in gain when using an external AC coupling



circuit (blue trace). The curves were generated by taking 3 measurements, with the goal of detecting amplitude loss. The input signal was a 2mV<sub>p-p</sub> sine wave. The 1st measurement was with the DSA DC coupled to get the base line. The 2nd was measured using the DSA's internal AC coupling and the 3rd was with an external AC coupling. The AC loss was determined by the ratio of the AC amplitude to the DC amplitude (normalized to zero).




FIGURE 8. EFFECT OF DSA's INTERNAL AC COUPLING vs EXTERNAL AC COUPLING ON THE PA's LOW FREQUENCY GAIN

The results show the gain of the signal cannot be considered constant for frequencies below 10Hz when AC coupled via the DSA or 0.5Hz when externally AC coupled with the C<sub>2</sub> and R<sub>6</sub> in Figure 4. This error in gain accounted for the lower than expected calculated noise. The final solution was to go with the external AC coupling (DSA DC coupled) and account for the drop in the gain by performing gain measurements for each frequency of the PA across the entire frequency range. Through software, the individual gain values were subsequently used in the calculation for the RTI current and voltage noise of the DUT for each frequency plotted in the curve.

Figure 9 shows the final optimized noise floor of the PA-DSA (blue trace) and the effect of the RC time constant of the external AC coupling circuit (pink trace). Because of the long RC time constant of the external filter (20kΩ and 141µF) we need to allow time for the coupling circuit to settle out before starting to test. The pink curve is the noise measurement of the HA-5147 1 minute after power is applied to the PA. The blue trace is the same measurement after waiting 30 minutes for the circuit to settle out.

## Determining the Required Gain of the DUT

The optimized noise floor of the PA-DSA is 100nV/√Hz at 0.1Hz and 3nV/√Hz in the flat-band range (Figure 9). Measuring the noise of an amplifier like the ISL28190 (Bipolar inputs, 1nV/√Hz), is achieved by gaining up the output of the DUT by 10. This will lower the effective

noise floor in the flat band range to 0.3nV/√Hz, which meets our requirement of 10dB greater than the system's noise floor. Before committing to running the full battery of sweeps to average out the readings, we first run a single sweep (SW1, Figure 4 closed) to verify the 1/f noise is not being swamped out by the 100nV/√Hz noise floor of the test platform at 0.1Hz. If so, then the gain of the DUT needs to be increased to insure the measurement is not that of the test system's noise floor.




FIGURE 9. EFFECTIVE RTI NOISE FLOOR OF THE PA-DSA WITH EXTERNAL AC COUPLING

## Considerations for Choosing the Series Resistor to Measure the Current Noise

The goal of selecting the value for R<sub>S</sub> is to make it as large as possible to raise the DUT's input current noise (dropped across R<sub>S</sub>) above the background and R<sub>S</sub> voltage noise, all without driving the DUT's output voltage into the rails or limiting the noise bandwidth of the amplifier. Reference the section titled "Measurement Algorithm" for the details of the process to measure current noise and then voltage noise of the DUT.

Figure 10 illustrates the voltage noise power relationship between the 4kTR<sub>S</sub> and the product of R<sub>S</sub><sup>2</sup>i<sub>n</sub><sup>2</sup> (reference Equations 4 and 5).

Johnson Voltage Noise of R<sub>S</sub>:

$$V_n = \sqrt{4kTR_S} \rightarrow V_n^2 = 4kTR_S \quad (\text{EQ. 4})$$

Johnson Current Noise contribution of R<sub>S</sub>:

$$V_n^2 = R_S^2 i_n^2 \quad (\text{EQ. 5})$$

Figure 10 can be used as a tool for selecting the value of the R<sub>S</sub> resistor. The almost diagonal curve in Figure 10 is the 4kTR<sub>S</sub> Johnson noise. The other parallel lines are the (R<sub>S</sub><sup>2</sup> i<sub>n</sub><sup>2</sup>) current noise contributions. A good starting point is to choose a value of R<sub>S</sub> that results in the current noise contribution being larger than the Johnson noise contribution.

Notice in Figure 10, that the current noise contribution ( $R_S^2 I_n^2$ ) is very small at low resistances in comparison with the dominant  $4kTR_S$  noise. At higher values of  $R_S$ , the squared function of the noise current quickly makes it the dominant noise source.




FIGURE 10. TOOL FOR SELECTING  $R_S$  RESISTANCE VALUE

At some point the product  $R_S^2 I_n^2$  magnitude becomes high enough to raise it above background noise and make it a measurable signal. Preferably, the value of  $R_S$  should be chosen in a way that  $R_S^2 I_n^2 \geq 4kTR_S$ , but that is not always possible. There is an upper limit to the value of  $R_S$  upon which leakage resistance degrades accuracy of the measurement. This typically occurs for  $R_S$  values greater than  $5M\Omega$ . To measure noise currents in the tens of fA requires a large number of averages to smooth out the data. The data presented in this Application Note for the ISL28148 went through the process of averaging each frequency measurement 500 times, then repeating this process 10 times and averaging the corresponding measurements to obtain one value per frequency plotted. The theory of this process is not covered in this Application Note, and is the subject of another Application Note.

Based on empirical results, the value of the  $R_S$  resistor depends upon the Bias current ( $I_b$ ) of the device. For Bipolar input devices with  $I_b$  in the  $\mu A$  range,  $R_S$  is  $10k\Omega$  and  $100k\Omega$  for  $I_b$  in the pA range. For MOS input devices,  $R_S$  is  $5M\Omega$  with  $I_b$  in the fA range. The following two graphs further demonstrate the signal to noise improvement in both  $e_n$  and  $i_n$  as  $R_S$  is increased.

Figure 11 shows the spectral voltage noise ( $e_n$ ) of the DUT (HA-5147,  $A_V = 1$ ) and PA (HA-5147,  $A_V = 101$ ) with different values of  $R_S$ . The  $4kTR_S$  is also plotted to show when the voltage noise level is above the background noise of the  $4kTR_S$  value. From this spectrum, the  $1k\Omega$  value of  $R_S$  cannot resolve voltage noise from the  $4kTR_S$ , whereas the  $100k\Omega$   $R_S$  generates very clean and accurate results for voltage noise.




FIGURE 11. SPECTRAL VOLTAGE NOISE DENSITY OF DUT, PA vs  $R_S$  vs  $4kTR_S$




FIGURE 12. SPECTRAL CURRENT NOISE DENSITY OF DUT, PA vs  $R_S$

Figure 12 shows the calculated current noise ( $i_n$ ) for three different  $R_S$  values. The current noise was calculated using Equation 10. From this spectrum, we see the same results as with the voltage noise spectrum in Figure 11. The  $1k\Omega$  value of  $R_S$  cannot resolve current noise from the  $4kTR_S$ , whereas the  $100k\Omega$   $R_S$  generates very clean and accurate results for current noise.

## Measurement Algorithm

Now that our Test Platform's noise floor is optimized for our DSA, PA and DUT, it's time to discuss the Test Platform's algorithm. Back in the "Basic Equations For Calculating Noise" section, Equation 3 was used to calculate the total noise voltage referenced to the output for the basic Op Amp in Figure 2. The total voltage noise of a basic Op Amp is made up of three components: (A) Internal voltage noise of the DUT, (B) External voltage noise as a result of the current noise through the resistors and (C) External Johnson noise of the resistors. Equation 6 is the same as Equation 3 but with the three components of noise replaced with "A", "B" and "C".

Equation 6 will enable the noise equation, for our test platform with two Op Amps, to be easily displayed and discussed. Let:

- $A^2$  = Voltage noise contribution from DUT ( $e_n$ )<sup>2</sup>
- $B^2$  = Current noise contribution from all resistor ( $R_S i_n$ )<sup>2</sup> + ( $R_1 \parallel R_2 i_n$ )<sup>2</sup>
- $C^2$  = Johnson noise of all the resistors  $4kT(R_S + R_1 \parallel R_2)$ .

Then the total RTO noise ( $e_t$ ) is:

$$e_t = \sqrt{(A^2 + B^2 + C^2)} \times A_V \quad (\text{EQ. 6})$$

Equations 7 and 8 calculate the RTO noise voltage for our test platform (Figure 4), with  $R_S$  equal to a resistance between 10k $\Omega$  to 5M $\Omega$  and 0 $\Omega$  respectively.

$$e_{t(RS)}^2 = [A^2 + B^2 + C^2] A_{DUT}^2 A_{PA}^2 + [A^2 + B^{2!} + C^{2!}] A_{PA}^2 \quad (\text{EQ. 7})$$

$$e_{t(0)}^2 = [A^2 + B^2 + C^2] A_{DUT}^2 A_{PA}^2 + [A^2 + B^{2!} + C^{2!}] A_{PA}^2 \quad (\text{EQ. 8})$$

Where:

$e_{t(RS)}^2$  = Is the total RTO noise voltage with  $R_S = 10k\Omega$  to 5M $\Omega$

$e_{t(0)}^2$  = Is the total RTO noise voltage with  $R_S = 0\Omega$

$$B^{2!} = (R_3 \parallel R_4 i_n)^2$$

$$C^{2!} = 4kTR_3 \parallel R_4$$

$A_{DUT}$  = Gain of DUT

$A_{PA}$  = Gain of PA

Our procedure for measuring the voltage and current noise is to measure the RTI current noise first, and then use this value in the calculation of the RTI voltage noise. Current noise is measured by converting the DUT's current noise into a voltage noise, via the  $R_S$  resistor, which is then amplified and measured by the DSA. Measuring the current noise of an Op Amp is a two step process. The theory is to measure the RTO noise voltage with  $R_S$  equal to the value determined in the "Considerations for Choosing the Series Resistor to Measure the Current Noise" section, and then  $R_S$  equal to zero. The noise voltage measured with  $R_S$  in the circuit is the total noise of the test system plus the noise voltage resulting from the current noise of the DUT. The noise voltage measured with  $R_S$  equal to zero is just the total noise voltage of the system. Subtracting these two measured values gives the noise voltage resulting from the current noise of the DUT only. Any noise or errors in gains from the test system are cancelled out.

Equation 9 is the result of subtracting Equation 8 from Equation 7. Solving Equation 9 for the current noise in results in Equation 10. Equation 10 gives the RTI current noise of the DUT.

$$e_{t(RS)}^2 - e_{t(0)}^2 = [R_S^2 i_n^2 + 4kTR_S] \times A_{DUT}^2 A_{PA}^2 \quad (\text{EQ. 9})$$

$$i_n = \frac{\sqrt{\frac{e_{t(RS)}^2}{A_{DUT}^2 A_{PA}^2} - \frac{e_{t(0)}^2}{A_{DUT}^2 A_{PA}^2} - 4kTR_S}}{R_S} \quad (\text{EQ. 10})$$

Equation 11 is a modified Equation 8 with the critical noise components added back in to help understand the RTI voltage noise calculation of the DUT.  $e_n$  is the RTI noise voltage of the DUT and  $i_n$  is the RTI current noise, solved for in Equation 10.

Equation 12 is the result of solving Equation 11 for the RTI noise voltage  $e_n$ . The term  $PA_{NOISE}^2$  is the noise contribution from the PA and is equal to "[ $A^2 + B^{!2} + C^{!2}$ ]  $A_{PA}^2$ ". This value was characterized back in the "Procedure to Improve the DSA's Effective Noise Floor" section on page 2 (Figure 5) and will be used to determine the RTI voltage noise ( $e_n$ ) of the DUT in Equation 12.

$$e_{t(0)}^2 = [e_n^2 + (R_S i_n)^2 + (R_1 \parallel R_2 i_n)^2 + 4kT(R_{EQ})] A_{DUT}^2 A_{PA}^2 + [A^2 + B^{2!} + C^{2!}] A_{PA}^2 \quad (\text{EQ. 11})$$

$$e_n = \sqrt{\frac{e_{t(0)}^2 - PA_{NOISE}^2}{A_{DUT}^2 A_{PA}^2} - (R_S i_n)^2 - (R_1 \parallel R_2 i_n)^2 - 4kT(R_{EQ})} \quad (\text{EQ. 12})$$

Where:

$$PA_{NOISE}^2 = [A^2 + B^{!2} + C^{!2}] A_{PA}^2$$

$$R_{EQ} = R_1 R_2 / (R_1 + R_2) + R_S (\Omega)$$

$i_n$  = Current noise calculated in Equation 10.



Figures 13 and 14 illustrate the ISL28290 (bipolar inputs) RTI current noise and voltage noise. The current noise measures  $3.5\text{pA}/\sqrt{\text{Hz}}$  at  $10\text{kHz}$  and the voltage noise is  $1\text{nV}/\sqrt{\text{Hz}}$ . Figures 15 and 16 illustrate the ISL28148 (MOS inputs) RTI current noise and voltage noise. The current noise measures  $10\text{fA}/\sqrt{\text{Hz}}$ . The typical noise increase, at higher frequencies, you see in a MOS device is swamped out by the high  $R_S$  and board parasitic causing the noise signal to roll off at the higher frequencies. The voltage noise for the ISL28148 measured  $24\text{nV}/\sqrt{\text{Hz}}$ .




FIGURE 13. RTI CURRENT NOISE OF ISL28290




FIGURE 14. RTI VOLTAGE NOISE OF ISL28290




FIGURE 15. RTI CURRENT NOISE OF ISL28148

## Conclusion

This Application Note has shown the test platform is capable of accurately measuring RTI noise voltages in the  $\text{nV}/\sqrt{\text{Hz}}$  range and currents in the  $\text{fA}/\sqrt{\text{Hz}}$  range down to  $0.1\text{Hz}$ .




FIGURE 16. RTI VOLTAGE NOISE OF ISL28148

### Things Learned Along the Way

1. The Post amplifier is necessary to improve the effective system noise floor of the DSA.
2. Measuring voltage noise of a device below 3 nV/√Hz can be accomplished by gaining up the DUT. The gain of the DUT lowers the contribution of the PA-DSA noise. This gain should be just enough to enable the measurement of the DUT's noise at 0.1Hz.
3. The Faraday cage provides another decade of frequency with a noise floor of 3nV/√Hz in the flat band range. This is critical for low frequency noise measurements.
4. The internal AC coupling of the DSA is inadequate for measurements below 1Hz.
5. The external AC coupling network results in having to account for the long time constant before accurate measurements could be made.
6. The series resistor used in the measurement of current noise needs to be as large as possible. The product of  $R_S^2 I_n^2$  magnitude needs to be high enough to raise it above background noise and make it a measurable signal. Suggested starting point is to make  $R_S^2 I_n^2 \geq 4kTR_S$ .
7. Current noise measurements in the femto amps require sufficient averaging to be able smooth out the data.

### References

- [1] Felice Crupi, Gino Giusi, Carmine Ciofi, Member, IEEE, and Calogero Pace, "Enhanced Sensitivity Cross Correlation Method for Voltage Noise Measurements", IEEE Transactions on Instrumentation and Measurement, Vol. 55, No. 4, August 2006.
- [2] Paul Lee, Application Note AN-940, "Low Noise Amplifier Selection Guide for Optimal Noise Performance", Analog Devices
- [3] Application Note AN519.1, "Operational Amplifier Noise Prediction (All Op Amps)", Intersil Corporation, November 1996 .
- [4] Derek F. Bowers, IEEE 1989, "Minimizing Noise in Analog Bipolar Circuit Design", Precision Monolithics, Inc.
- [5] Art Kay, "Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part II Introduction to Opamp Noise", Texas Instruments Inc.



## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.  
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.  
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



### SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.  
Tel: +1-408-432-8888, Fax: +1-408-434-5351

**Renesas Electronics Canada Limited**  
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-651-700, Fax: +44-1628-651-804

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852-2886-9022

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics India Pvt. Ltd.**  
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

**Renesas Electronics Korea Co., Ltd.**  
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5338