概览

描述

The 9ZX21901D is a second generation DB1900Z differential buffer for Intel Purley and newer platforms. The part is backwards compatible to the 9ZX21901C while offering much improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications. In bypass mode, the 9ZX21901D can provide outputs up to 400MHz. 

特性

  • 19 HCSL output pairs
  • Fixed feedback path
  • Phase jitter: PCIe Gen4 < 0.5ps rms
  • Phase jitter: UPI 9.6GT/s < 0.1ps rms
  • PLL or bypass mode; PLL can dejitter incoming clock
  • 9 selectable SMBus Addresses
  • 8 dedicated OE# pins
  • 100MHz or 133MHz PLL mode; legacy QPI support
  • Selectable PLL bandwidth; minimizes jitter peaking in downstream PLLs
  • Spread spectrum compatible
  • SMBus interface
  • 10 × 10 mm 72-QFN package

应用

文档

文档标题 类型 日期
PDF307 KB
数据手册
PDF1.99 MB
应用文档
PDF255 KB
应用文档
PDF322 KB
应用文档
PDF480 KB
应用文档
PDF235 KB
应用文档
PDF170 KB
应用文档
PDF495 KB
应用文档
PDF442 KB
应用文档
PDF153 KB
应用文档
PDF565 KB
应用文档
PDF121 KB
应用文档
PDF137 KB
应用文档
PDF2.40 MB
概览
PDF217 KB
概览
PDF1.83 MB
概览
PDF25 KB
原理图

设计和开发

模块

支持