概览

描述

The RC19004 is a 4-output PCIe Gen6 buffer that is backward compatible to earlier PCIe generations. The RC19004 provides ultra-low additive jitter and reduced in-to-out delay performance for better design-margin and incorporates several features for easier and more robust design.
 

特性

  • LP-HCSL outputs eliminate up to 16 terminated resistors
  • PCIe Gen 1–6 compliance
  • Drive both source-terminated and double-terminated loads
  • Selectable output slew rate via pin
  • Support both 85Ω and 100Ω output impedance versions
  • Open-drain LOS (Loss-Of-Signal) indication output
  • Power down tolerance (PDT)
  • Flexible startup sequencing (FSS)
  • Automatic clock parking (ACP)
  • Dedicated OE# pins to control group output
  • 4-wire Side-Band interface and device daisy-chaining 
  • SMBus write protection features with 9 selectable addresses
  • 4 × 4 mm 28-VFQFPN package

应用

文档

文档标题 类型 日期
PDF1.26 MB
数据手册
PDF1.99 MB
应用文档
PDF480 KB
应用文档
PDF235 KB
应用文档
PDF495 KB
应用文档
PDF442 KB
应用文档
PDF160 KB
应用文档
PDF565 KB
应用文档
PDF121 KB
应用文档
PDF2.40 MB
概览
PDF1.83 MB
概览
PDF109 KB
原理图
PDF1.35 MB
白皮书

设计和开发

软件与工具

软件下载

文档标题 类型 日期
ZIP3.49 MB
软件和工具 - 其他

模块

模块

Title Type Date
ZIP72 KB
模型 - IBIS

支持