概览

描述

The 9SQ440 is an Intel CK440 main clock synthesizer for Intel cloud and HPC platforms, and newer Intel-based server platforms. 9SQ440 is a single-chip, PCIe Gen6 compliant, and is designed to work as a complete clock solution or in combination with DB2000Q-compliant clock buffers to provide point-to-point clocks to multiple receiving agents.

特性

  • PCIe Gen6 phase jitter < 40fs rms
  • 3 x 25MHz dedicated output pairs
  • 7 x 100MHz dedicated output pairs with individual OE# pins
  • 9 MXCLK output pairs multiplexable between 100MHz and 25MHz
  • 3.3V operation
  • 85Ω differential Low-Power HCSL (LP-HCSL) outputs eliminate 80 resistors, saving 130mm2 of area
  • 9 selectable SMBus addresses
  • Supports 0%, -0.3% and -0.5% spread-spectrum amounts
  • Side-Band Interface allows real-time hardware control of all output enables
  • OE# pin control of 100M[6:0] supports PCIe slot CLKREQ#
  • Dedicated Platform Time input and output clocks (PFT_IN and PFT_OUT)
  • 8 × 8 mm dual-row 100-VFQFPN
  • -40°C to +85°C operating temperature range

应用

文档

文档标题 类型 日期
PDF605 KB
数据手册
PDF1.99 MB
应用文档
PDF78 KB
应用文档
PDF115 KB
应用文档
PDF322 KB
应用文档
PDF480 KB
应用文档
PDF235 KB
应用文档
PDF115 KB
应用文档
PDF233 KB
应用文档
PDF565 KB
应用文档
PDF121 KB
应用文档
PDF4.16 MBEnglish, 日本語
其他
PDF2.40 MB
概览
PDF1.83 MB
概览
PDF1.35 MB
白皮书

设计和开发

模块

模块

Title Type Date
ZIP70 KB
模型 - IBIS

支持

视频和培训

Comparing PCI Express® Gen 3-6 Jitter Filters to a 12k-20M Jitter Filter

This video provides a brief comparison of PCIe Gen3-6 common clock jitter filters vs. a typical 12k to 20MHz jitter filter plot. The tutorial explains what noise frequencies PCIe Gen6 is most sensitive to, and why it's important to minimize jitter in the 1MHz to 50MHz region. Presented by Ron Wade, system architect at Renesas. For more information about Renesas’ PCIe timing solutions, visit renesas.com/pcietiming