概览

描述

The 9FGV0241 is a 2-output very low power frequency generator for PCIe Gen1–4 applications with integrated output terminations providing Zo=100 Ω. The device has 2 output enables for clock management and supports 2 different spread spectrum levels in addtion to spread off.

特性

  • PCIe Gen1–4 compliant
  • Integrated terminations provide 100 Ω differential Zo: reduced component count and board space
  • 1.8 V operation: reduced power consumption
  • OE# pins: support DIF power management
  • LP-HCSL differential clock outputs: reduced power and board space
  • Programmable slew rate for each output: allows tuning for various line lengths
  • Programmable output amplitude: allows tuning for various application environments
  • DIF outputs blocked until PLL is locked: clean system start-up
  • Selectable 0%, -0.25% or -0.5% spread on DIF outputs: reduces EMI
  • External 25 MHz crystal; supports tight ppm with 0 ppm synthesis error
  • Configuration can be accomplished with strapping pins: SMBus interface not required for device control
  • 3.3 V tolerant SMBus interface works with legacy controllers
  • Space-saving 4x4 mm 24-pin VFQFPN; minimal board space

应用

文档

文档标题 类型 日期
PDF575 KB
数据手册
PDF1.99 MB
应用文档
PDF255 KB
应用文档
PDF307 KB
应用文档
PDF480 KB
应用文档
PDF235 KB
应用文档
PDF1.90 MB
应用文档
PDF495 KB
应用文档
PDF442 KB
应用文档
PDF233 KB
应用文档
PDF160 KB
应用文档
PDF120 KB
应用文档
PDF565 KB
应用文档
PDF136 KB
应用文档
PDF121 KB
应用文档
PDF512 KBEnglish
指南
PDF2.40 MB
概览
PDF1.83 MB
概览
PDF728 KB
产品变更通告
PDF726 KB
产品变更通告
PDF2.97 MB
产品变更通告
PDF5.71 MB
产品变更通告
PDF5.61 MB
产品变更通告
PDF983 KB
产品变更通告
PDF583 KB
产品变更通告
PDF361 KB
产品变更通告
PDF27 KB
原理图

设计和开发

模块

支持