概览

描述

The 8A34002 System Synchronizer for IEEE 1588 generates ultra-low jitter; precision timing signals based on the IEEE 1588 Precision Time Protocol (PTP) and Synchronous Ethernet (SyncE). The device can be used as a single timing and synchronization source for a system or two of them can be used as a redundant pair for improved system reliability. Digitally Controlled Oscillators (DCOs) are available to be controlled by IEEE 1588 clock recovery servo software running on an external processor. The device supports physical layer timing with Digital PLLs (DPLLs) and other timing blocks necessary to implement a Synchronous Equipment Timing Source (SETS) for SyncE. The DCOs can be controlled using IEEE 1588 information alone, or they can combine IEEE 1588 time information with physical layer frequency information from SyncE in accordance with ITU-T G.8273.2. The device can be used to actively measure and compensate for clock propagation delays across backplanes and across circuit boards to ensure the distribution of accurate time and phase with minimal time error between IEEE 1588 Time Stamp Units (TSUs) in a system. The device supports multiple independent channels that control: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and universal frequency translation.  Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 TSUs.

To see other devices in this product family, visit the ClockMatrix Timing Solutions page.
To easily implement synchronization in IEEE 1588 systems, Renesas offers PTP Clock Manager Software for free under license.

特性

  • Four independent timing channels
  • Jitter output below 150fs RMS (typical)
  • Digital PLLs (DPLLs) lock to any frequency from 0.5Hz to 1GHz
  • DPLLs / Digitally Controlled Oscillators (DCOs) generate any frequency from 0.5Hz to 1GHz
  • DCO outputs can be aligned in phase and frequency with the outputs of any DPLL or DCO
  • DPLLs comply with ITU-T G.8262 for Synchronous Ethernet (SyncE)
  • IEEE 1588 Support:
    • DCOs can be controlled by external IEEE 1588 software to synthesize Precision Time Protocol (PTP) / IEEE 1588 clocks with frequency resolution less than 1.11x10-16
    • Combo Bus simplifies compliance with ITU-T G.8273.2
    • Precise (1ps) resolution for phase measurement and control
    • All outputs/inputs can be configured to decode/encode PWM clock signals
    • PWM can be used to transmit and receive embedded frame and sync pulses; as well as Time of Day (ToD) and other data
  • Device requires a crystal oscillator or fundamental-mode crystal: 25MHz to 54MHz
  • Optional XO_DPLL input allows a wider range for XO, TCXO or OCXO frequencies from 1MHz to 150MHz for applications that require a local oscillator with high stability
  • Serial processor ports support 1MHz I2C or 50MHz SPI

应用

文档

文档标题 类型 日期
PDF1.97 MB
数据手册
PDF1.92 MB
应用文档
PDF2.13 MB
应用文档
PDF393 KB
应用文档
PDF231 KB
应用文档
PDF349 KB
应用文档
PDF1.62 MB
应用文档
PDF354 KB
应用文档
PDF563 KB
应用文档
PDF148 KB
应用文档
PDF390 KB
应用文档
PDF880 KB
应用文档
PDF584 KB
应用文档
PDF162 KB
应用文档
PDF739 KB
应用文档
PDF633 KB
应用文档
PDF479 KB
应用文档
PDF442 KB
应用文档
PDF566 KB
应用文档
PDF659 KB
应用文档
PDF324 KB
应用文档
PDF38 KB
器件勘误表
PDF10.53 MB
指南
PDF2.35 MB
指南
PDF213 KB
指南
PDF143 KB
指南
PDF2.35 MB
指南
XLSX321 KB
其他
PDF320 KB
概览
PDF1.83 MB
概览
PDF113 KB
产品变更通告
PDF301 KB
产品变更通告
PDF123 KB
产品变更通告
PDF435 KB
产品变更通告
PDF103 KB
Release Note
PDF6.54 MB
报告
PDF206 KB
原理图
PDF400 KB
白皮书

设计和开发

软件与工具

软件与工具

文档标题 类型 公司
PTP Clock Manager for Linux支持 IEEE 1588 和同步以太网通信要求。 PTP Clock Manager 具备时钟伺服和数据包延迟变化 (PDV) 滤波器,可满足 ITU-T 标准 G.8273.4 和 G.8263 的需求。下载: Protocol Stack 瑞萨电子

软件下载

文档标题 类型 日期
ZIP50.82 MB
软件和工具 - 其他
ZIP48.71 MB
软件和工具 - 其他
ZIP18.02 MB
软件和工具 - 其他
ZIP278 KB
软件和工具 - 其他
ZIP73 KB
软件和工具 - 其他
ZIP177 KB
软件和工具 - 其他
ZIP177 KB
软件和工具 - 其他

模块

模块

Title Type Date
ZIP2 KB
模型 - BSDL
ZIP2 KB
模型 - BSDL
ZIP2.55 MB
模型 - IBIS

视频和培训

IDT ClockMatrix™ Timing Solution for 100Gbps Interface Speeds (IEEE 1588, OTN, and SyncE)

Introducing the IDT ClockMatrix™ family of devices - high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds. 

They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.

For more information, visit www.idt.com/clockmatrix.