RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A024C/E	Rev.	3.00
Title	Correction for Incorrect Description Notice RL78/I1A Descriptions in the Hardware User's Manual Rev. 2.10 Changed		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RL78/I1A Group R5F107xxx	All lot	Reference Document	RL78/11A User's Manu Rev. 2.10 R01UH0169EJ0210 (

This document describes misstatements found in the RL78/I1A hardware user's manual Rev. 2.10 (R01UH0169EJ0210).

List of corrections to be added in this notification

Correction Item	Applicable Page	Contents
1.3 Pin Configuration 1.3.1 20-pin products	p.4	Incorrect descriptions revised
1.3 Pin Configuration 1.3.2 30-pin products	p.5	Incorrect descriptions Revised
1.3 Pin Configuration 1.3.3 38-pin products	p.6	Incorrect descriptions Revised
Figure 13-1. Block Diagram of Operational Amplifier	p.516	Incorrect descriptions Revised
13.3.3 Programmable gain amplifier input channel select register (PGAINS)	p.519	Incorrect descriptions revised

List of corrections of notified

Item	Correction Item	Applicable Page	Contents
1	Figure 7-19. Format of Peripheral Function Switch Register 0 (PFSEL0)	p.303	Incorrect descriptions revised
2	Figure 7-73. Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p)	p.380, 381	Incorrect descriptions revised
3	Figure 7-74. Format of Forced Output Stop Function Control Register 1p (TKBPACTL1p)	p.382, 383	Incorrect descriptions revised
4	Figure 7-75. Format of Forced Output Stop Function Control Register 2p (TKBPACTL2p)	p.384,385	Incorrect descriptions revised
5	Figure 14-1. Block Diagram of Comparator	p.527	Incorrect descriptions revised
6	Figure 14-12. Format of Peripheral Function Switch Register 0 (PFSEL0)	p.538	Incorrect descriptions revised
7	14. 5 Caution for Using Timer KB Simultaneous Operation Function	-	Caution added
8	Timing Chart of SNOOZE Mode Operation	p.666, 667, 669	Incorrect descriptions revised
9	Table 20-1. Interrupt Source List (2/3)	p.898	Caution added
10	Figure 20-1. Basic Configuration of Interrupt Function	p.900	Incorrect descriptions revised
11	Table 21-1. Operating Statuses in HALT Mode (2/2)	p.931	Incorrect descriptions revised
12	Table 21-2. Operating Statuses in STOP Mode	p.936	Incorrect descriptions revised
13	Table 21-3. Operating Statuses in SNOOZE Mode	p.942	Incorrect descriptions revised
14	32.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	p.1100	Explanations added

NESA	S TECHNICAL UPDATE TN-RL*-A024C/E		Date: Apr. 24, 201
15	33.7 Data Memory STOP Mode Low Supply Voltage Data Retention	p.1142	Explanations added
16	Characteristics CHAPTER 34 PACKAGE DRAWINGS 34.3 38-pin Products	p.1147	Incorrect descriptions revised
	34.3 30-pin Froducts		Tevised

Document Improvement

The above corrections will be made for the next revision of the hardware user's manual.

Corrections in the hardware user's manual

		Applicable Item		Applicable
Item	Document No.	English	R01UH0169EJ0210	Page in this notice
1	Figure 7-19. Format of Peripheral F (PFSEL0)	unction Switch Register 0	p.303	p.4
2	Figure 7-73. Format of Forced Ou Register 0p (TKBPACTL0p)	tput Stop Function Control	p.380, 381	p.6
3	Figure 7-74. Format of Forced Ou Register 1p (TKBPACTL1p)	tput Stop Function Control	p.382, 383	p.10
4	Figure 7-75. Format of Forced Ou Register 2p (TKBPACTL2p)		p.384,385	p.14
5	Figure 14-1. Block Diagram of Co	mparator	p.527	p.18
6	Figure 14-12. Format of Periphera 0 (PFSEL0)	al Function Switch Register	p.538	p.20
7	14. 5 Caution for Using Timer KB Function	Simultaneous Operation	-	p.22
8	Timing Chart of SNOOZE Mode Op	eration	p.666, 667, 669	p.25
9	Table 20-1. Interrupt Source List (2)		p.898	p.28
10	Figure 20-1. Basic Configuration of	·	p.900	p.29
11	Table 21-1. Operating Statuses in F	p.931	p.31	
12	Table 21-2. Operating Statuses in STOP Mode		p.936	p.33
13	Table 21-3. Operating Statuses in S	SNOOZE Mode	p.942	p.35
14	32.7 Data Memory STOP Mode Lov Retention Characteristics	w Supply Voltage Data	p.1100	p.37
15	33.7 Data Memory STOP Mode Lov Retention Characteristics	w Supply Voltage Data	p.1142	p.38
16	CHAPTER 34 PACKAGE DRAWINGS 34.3 38-pin Products		p.1147	p.39
17	1.3 Pin Configuration 1.3.1 20-pin		p.4	p.41
18	1.3 Pin Configuration 1.3.2 30-pin		p.5	p.42
19	1.3 Pin Configuration 1.3.3 38-pin		p.6	p.43
20	Figure 13-1. Block Diagram of Oper		p.516	p.44
21	13.3.3 Programmable gain ampli register (PGAINS)	fier input channel select	p.519	p.45

Incorrect: Bold with underline; Correct: Gray hatched

Issued Document History

RL78/I1A Incorrect description notice, issued document history

Document Number	Issue Date	Description
TN-RL*-A024A/E	Apr. 9, 2014	First edition issued
TN-RL*-A024B/E	Nov. 21, 2014	Second edition issued Incorrect descriptions : No.16 added
TN-RL*-A024C/E	Apr. 24, 2015	Third edition issued Incorrect descriptions: No.17 to No.21 added (this document)



1. Figure 7-19. Format of Peripheral Function Switch Register 0 (PFSEL0)

Incorrect descriptions of the TMRSTEN1 and TMRSTEN0 bits of Peripheral Function Switch Register 0 (PFSEL0) are revised, and Note is added.

Incorrect:

Figure 7-19. Format of Peripheral Function Switch Register 0 (PFSEL0)

Address: F05C6H After reset: 00H		OH R/W						
Symbol	7	<6>	<5>	<4>	3	2	<1>	<0>
PFSEL0	0	CMP2STEN	CMP0STEN	PNFEN	ADTRG11	ADTRG10	TMRSTEN1	TMRSTEN0

CMP2STEN	CMP0STEN	Comparator interrupt selection
See CHAPTER 14 COMPA		IPARATOR.

PNFEN	Use/Do not use external interrupt INTP20 noise filter	
0	Use noise filter	
1	Do not use noise filter	

ADTRG11	ADTRG10	Timer trigger selection for A/D conversion
0	0	Timer KB0 trigger source
0	1	Timer KB1 trigger source
1	0	Timer KB2 trigger source
1	1	Setting prohibited

TMRSTEN1	Function selection for external interrupt INTP21
0	External interrupt function (external interrupt generation enabled, timer restart disabled)
1	Timer restart function (external interrupt generation disabled, standby release disabled)

TMRSTEN0	Function selection for external interrupt INTP20	
0	External interrupt function (external interrupt generation enabled, timer restart disabled)	
1	Timer restart function (external interrupt generation disabled, standby release disabled)	

Remark See Figure 14-1 Block Diagram of Comparator.

Correct:

Figure 7-19. Format of Peripheral Function Switch Register 0 (PFSEL0)

Address: F05C6H After reset: 00H R/W Symbol <6> <5> <4> 3 2 <1> <0> PFSEL0 0 CMP2STEN **CMP0STEN PNFEN** ADTRG11 ADTRG10 TMRSTEN1 TMRSTEN0

CMP2STEN	CMP0STEN	Comparator interrupt selection
See CHAPT	ER 14 COM	IPARATOR.

PNFEN	Use/Do not use external interrupt INTP20 noise filter	
0	Use noise filter	
1	Do not use noise filter	

ADTRG11	ADTRG10	Timer trigger selection for A/D conversion
0	0	Timer KB0 trigger source
0	1	Timer KB1 trigger source
1	0	Timer KB2 trigger source
1	1	Setting prohibited

TMRSTE	N1 Switch of external interrupt INTP21 Note
0	External interrupt function is selected (stop mode release enabled, timer restart disabled).
1	Timer restart function is selected (stop mode release disabled, timer restart enabled).

TMRSTEN0	Switch of external interrupt INTP20 Note
0	External interrupt function is selected (stop mode release enabled, timer restart disabled).
1	Timer restart function/forced output stop function 2 is selected (stop mode release disabled,
	timer restart enabled).

Note When INTP20 or INTP21 is used as a trigger of the timer KB forced output stop function 2 or timer restart function, see 14.5 Caution for Using Timer KB Simultaneous Operation Function.

Remark See Figure 14-1 Block Diagram of Comparator.



2. Figure 7-73. Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p)

Incorrect descriptions of forced output stop function control register 0p (TKBPACTL0p) are revised, and Note is added.

Incorrect:

Figure 7-73. Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (1/2)

Address: F0630H (TKBPACTL00), F0632H (TKBPACTL01)					r reset: 0000H	R/W		
Symbol	15	14	13	12	11	10	9	8
TKBPACTL0p	TKBPAFXS0p3	TKBPAFXS0p2	TKBPAFXS0p1	TKBPAFXS0p0	0	0	0	TKBPAFCM0p
•	7	6	5	4	3	2	1	0
	0	TKBPAHZS0p2	TKBPAHZS0p1	TKBPAHZS0p0	TKBPAHCM0p1	TKBPAHCM0p0	TKBPAMD0p1	TKBPAMD0p0

TKBPAFXS0p3	External interruption trigger selection for forced output stop function 2	
0	INTP20 can not be used as a trigger.	
1	INTP20 can be used as a trigger.	

TKBPAFXS0p2	Comparator trigger selection for forced output stop function 2
0	Comparator 2 can not be used as a trigger.
1	Comparator 2 can be used as a trigger.

TKBPAFXS0p1	Comparator trigger selection for forced output stop function 2	
0	Comparator 1 can not be used as a trigger.	
1	Comparator 1 can be used as a trigger.	

TKBPAFXS0p0	Comparator trigger selection for forced output stop function 2	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger.	

TKBPAFCM0p	Operation mode selection for forced output stop function 2
0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period.
1	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period following detection of the reverse edge of the trigger.

Figure 7-73. Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (2/2)

TKBPAHZS0p2	Comparator trigger selection for forced output stop function 1	
0	Comparator 2 can not be used as a trigger.	
1	Comparator 2 can be used as a trigger.	

0 Comparator 1 can not be used as a trigger.		Comparator 1 can not be used as a trigger. Comparator 1 can be used as a trigger.
	TKBPAHZS0p1	Comparator trigger selection for forced output stop function 1

TKBPAHZS0p0	Comparator trigger selection for forced output stop function 1	
0	Comparator 0 can not be used as a trigger.	
1	1 Comparator 0 can be used as a trigger.	

TKBPAHCM0p1	TKBPAHCM0p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when Hi-Z stop trigger (TKBPAHTT0) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "Hi-Z.stop.trigger (TKBPAHTT0) = 1" is invalid. Forced output stop function 1 is cleared when Hi-Z.stop.trigger. (TKBPAHTT0) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after Hi-Z stop trigger (TKBPAHTT0) = 1 is written, regardless of the trigger signal level.
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "Hi-Z stop trigger (TKBPAHTT0) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after Hi-Z stop trigger (TKBPAHTT0) = 1 is written when the trigger signal is in its inactive period.

TKBPAMD0p1	TKBPAMD0p0	Output status selection when executing forced output stop function		
		Forced output stop function 1	Forced output stop function 2	
0	0	Hi-Z output	Output fixed at low level	
0	1	Hi-Z output	Output fixed at high level	
1	0	Output fixed at low level	Output fixed at low level	
1	1	Output fixed at high level	Output fixed at high level	

Cautions 1. During timer operation, setting the other bits of the TKBPACTL0p register is prohibited. However, the TKBPACTL0p register can be refreshed (the same value is written).

2. Be sure to clear bits 11 to 9 and 7 to "0".

Remark n = 0 to 2, p = 0, 1

Figure 7-73. Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (1/2)

Address: F0630H (TKBPACTL00), F0632H (TKBPACTL01)					r reset: 0000H	l R/W		
Symbol	15	14	13	12	11	10	9	8
TKBPACTL0p	TKBPAFXS0p3	TKBPAFXS0p2	TKBPAFXS0p1	TKBPAFXS0p0	0	0	0	TKBPAFCM0p
	7	6	5	4	3	2	1	0
	0	TKBPAHZS0p2	TKBPAHZS0p1	TKBPAHZS0p0	TKBPAHCM0p1	TKBPAHCM0p0	TKBPAMD0p1	TKBPAMD0p0

TKBPAFXS0p3 External interruption trigger selection for forced output stop function 2		
0 INTP20 can not be used as a trigger.		
1	INTP20 can be used as a trigger. Note 1	

TKBPAFXS0p2	Comparator trigger selection for forced output stop function 2	
0	Comparator 2 can not be used as a trigger.	
1	Comparator 2 can be used as a trigger. Note 2	

TKBPAFXS0p1	Comparator trigger selection for forced output stop function 2	
0	Comparator 1 can not be used as a trigger.	
1	Comparator 1 can be used as a trigger. Note 3	

TKBPAFXS0p0	Comparator trigger selection for forced output stop function 2	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger. Note 2	

TKBPAFCM0p	Operation mode selection for forced output stop function 2
0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period. Note 4
1	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period following detection of the reverse edge of the trigger. Note 4

TKBPAHZS0p2	Comparator trigger selection for forced output stop function 1	
0 Comparator 2 can not be used as a trigger.		
1	Comparator 2 can be used as a trigger. Note 2	

Т	KBPAHZS0p1	Comparator trigger selection for forced output stop function 1		
	0	Comparator 1 can not be used as a trigger.		
	1	Comparator 1 can be used as a trigger. Note 3		

TKBPAHZS0p0	Comparator trigger selection for forced output stop function 1
0	Comparator 0 can not be used as a trigger.
1	Comparator 0 can be used as a trigger. Note 2

Figure 7-73. Format of Forced Output Stop Function Control Register 0p (TKBPACTL0p) (2/2)

TKBPAHCM0p1	TKBPAHCM0p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT0p) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT0p) = 1" is invalid. Forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT0p) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT0p) = 1 is written, regardless of the trigger signal level.
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT0p) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT0p) = 1 is written when the trigger signal is in its inactive period.

TKBPAMD0p1	TKBPAMD0p0	Output status selection when executing forced output stop function		
		Forced output stop function 1	Forced output stop function 2	
0	0	Hi-Z output	Output fixed at low level	
0	1	Hi-Z output	Output fixed at high level	
1	0	Output fixed at low level	Output fixed at low level	
1	1	Output fixed at high level	Output fixed at high level	

- Notes 1. When INTP20 is used as the forced output stop function 2, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - When CMP0 or CMP2 is used as the timer KB forced output stop function, set CMPnSTEN = 1. See 14. 5
 Caution for Using Timer KB Simultaneous Operation Function.
 - 3. When CMP1 is used as the timer KB forced output stop function, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - **4.** When timer KB is stopped (TKBCEn = 0) without waiting for the next counter period, the forced output stop function is kept on until timer KB is restarted (TKBCEn = 1).
- Cautions 1. During timer operation, setting the other bits of the TKBPACTL0p register is prohibited. However, the TKBPACTL0p register can be refreshed (the same value is written).
 - 2. Be sure to clear bits 11 to 9 and 7 to "0".

Remark n = 0 to 2, p = 0, 1

3. Figure 7-74. Format of Forced Output Stop Function Control Register 1p (TKBPACTL1p)

Incorrect descriptions of forced output stop function control register 1p (TKBPACTL1p) are revised, and Note is added.

Incorrect:

Figure 7-74. Format of Forced Output Stop Function Control Register 1p (TKBPACTL1p) (1/2)

Address: F0670H (TKBPACTL10), F0672H (TKBPACTL11)				11) After	r reset: 0000H	R/W		
Symbol	15	14	13	12	11	10	9	8
TKBPACTL1p	TKBPAFXS1p3	TKBPAFXS1p2	TKBPAFXS1p1	TKBPAFXS1p0	0	0	0	TKBPAFCM1p
	7	6	5	4	3	2	1	0
	0	TKBPAHZS1p2	TKBPAHZS1p1	TKBPAHZS1p0	TKBPAHCM1p1	TKBPAHCM1p0	TKBPAMD1p1	TKBPAMD1p0

TKBPAFXS1p3	External interruption trigger selection for forced output stop function 2		
0	INTP20 can not be used as a trigger.		
1	INTP20 can be used as a trigger.		

TKBPAFXS1p2	Comparator trigger selection for forced output stop function 2
0	Comparator 3 can not be used as a trigger.
1	Comparator 3 can be used as a trigger.

TKBPAFXS1p1	Comparator trigger selection for forced output stop function 2
0 Comparator 2 can not be used as a trigger.	
1	Comparator 2 can be used as a trigger.

TKBPAFXS1p0	Comparator trigger selection for forced output stop function 2	
0	0 Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger.	

TKBPAFCM1p	Operation mode selection for forced output stop function 2
0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period.
1	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period following detection of the reverse edge of the trigger.

Figure 7-74. Format of Forced Output Stop Function Control Register 1p (TKBPACTL1p) (2/2)

TKBPAHZS1p2 Comparator trigger selection for forced output stop function 1 0 Comparator 3 can not be used as a trigger. 1 Comparator 3 can be used as a trigger.	
--	--

	1	Comparator 2 can be used as a trigger.
	0	Comparator 2 can not be used as a trigger.
TKBPAHZS1p1		Comparator trigger selection for forced output stop function 1

1 Comparator 0 can be used as a trigger.		Comparator 0 can be used as a trigger.
0 Comparator 0 can not be used as a trigger.		Comparator 0 can not be used as a trigger.
TKBPAHZS1p0		Comparator trigger selection for forced output stop function 1

TKBPAHCM1p1	TKBPAHCM1p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when Hi-Z stop trigger (TKBPAHTT1) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "Hi-Z.stop.trigger (TKBPAHTT1) = 1" is invalid. Forced output stop function 1 is cleared when Hi-Z.stop.trigger. (TKBPAHTT1) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after Hi-Z stop trigger (TKBPAHTT1) = 1 is written, regardless of the trigger signal level.
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "Hi-Z stop trigger (TKBPAHTT1) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after Hi-Z stop trigger (TKBPAHTT1) = 1 is written when the trigger signal is in its inactive period.

TKBPAMD1p1	TKBPAMD1p0	Output status selection when executing forced output stop function	
		Forced output stop function 1	Forced output stop function 2
0	0	Hi-Z output	Output fixed at low level
0	1	Hi-Z output	Output fixed at high level
1	0	Output fixed at low level	Output fixed at low level
1	1	Output fixed at high level	Output fixed at high level

Cautions 1. During timer operation, setting the other bits of the TKBPACTL1p register is prohibited. However, the TKBPACTL1p register can be refreshed (the same value is written).

2. Be sure to clear bits 11 to 9 and 7 to "0".

Remark n = 0 to 2, p = 0, 1

Figure 7-74. Format of Forced Output Stop Function Control Register 1p (TKBPACTL1p) (1/2)

Address: F0670H (TKBPACTL10), F0672H (TKBPACTL11)				11) Afte	r reset: 0000H	R/W		
Symbol	15	14	13	12	11	10	9	8
TKBPACTL1p	TKBPAFXS1p3	TKBPAFXS1p2	TKBPAFXS1p1	TKBPAFXS1p0	0	0	0	TKBPAFCM1p
•	7	6	5	4	3	2	1	0
	0	TKBPAHZS1p2	TKBPAHZS1p1	TKBPAHZS1p0	TKBPAHCM1p1	TKBPAHCM1p0	TKBPAMD1p1	TKBPAMD1p0

	TKBPAFXS1p3	External interruption trigger selection for forced output stop function 2		
	0	INTP20 can not be used as a trigger.		
ĺ	1	INTP20 can be used as a trigger. Note 1		

TKBPAFXS1p2	Comparator trigger selection for forced output stop function 2	
0	Comparator 3 can not be used as a trigger.	
1	Comparator 3 can be used as a trigger. Note 2	

TKBPAFX\$1p1	Comparator trigger selection for forced output stop function 2	
0	Comparator 2 can not be used as a trigger.	
1	Comparator 2 can be used as a trigger. Note 3	

TKBPAFXS1p0	Comparator trigger selection for forced output stop function 2	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger. Note 3	

TKBPAFCM1p	Operation mode selection for forced output stop function 2
0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period. Note 4
1	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period following detection of the reverse edge of the trigger. Note 4

TKBPAHZS1p2	Comparator trigger selection for forced output stop function 1
0	Comparator 3 can not be used as a trigger.
1	Comparator 3 can be used as a trigger. Note 2

TKBPAHZS1p1	Comparator trigger selection for forced output stop function 1
0	Comparator 2 can not be used as a trigger.
1	Comparator 2 can be used as a trigger. Note 3

TKBPAHZS1p0	Comparator trigger selection for forced output stop function 1	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger. Note 3	

Figure 7-74. Format of Forced Output Stop Function Control Register 1p (TKBPACTL1p) (2/2)

TKBPAHCM1p1	TKBPAHCM1p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT1p) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT1p) = 1" is invalid. Forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT1p) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT1p) = 1 is written, regardless of the trigger signal level.
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT1p) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT1p) = 1 is written when the trigger signal is in its inactive period.

TKBPAMD1p1	TKBPAMD1p0	Output status selection when executing forced output stop function	
		Forced output stop function 1	Forced output stop function 2
0	0	Hi-Z output	Output fixed at low level
0	1	Hi-Z output	Output fixed at high level
1	0	Output fixed at low level	Output fixed at low level
1	1	Output fixed at high level	Output fixed at high level

- Notes 1. When INTP20 is used as the forced output stop function 2, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - 2. When CMP3 is used as the timer KB forced output stop function, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - When CMP0 or CMP2 is used as the timer KB forced output stop function, set CMPnSTEN = 1. For details, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - **4.** When timer KB is stopped (TKBCEn = 0) without waiting for the next counter period, the forced output stop function is kept on until timer KB is restarted (TKBCEn = 1).
- Cautions 1. During timer operation, setting the other bits of the TKBPACTL1p register is prohibited. However, the TKBPACTL1p register can be refreshed (the same value is written).
 - 2. Be sure to clear bits 11 to 9 and 7 to "0".

Remark n = 0 to 2, p = 0, 1

4. Figure 7-75. Format of Forced Output Stop Function Control Register 2p (TKBPACTL2p)

Incorrect descriptions of forced output stop function control register 2p (TKBPACTL2p) are revised, and Note is added.

Incorrect:

Figure 7-75. Format of Forced Output Stop Function Control Register 2p (TKBPACTL2p) (1/2)

Address: F06B0H (TKBPACTL20) , F06B2H (TKBPACTL21)			_21) Afte	er reset: 0000l	H R/W			
Symbol	15	14	13	12	11	10	9	8
TKBPACTL2p	TKBPAFXS2p3	TKBPAFXS2p2	TKBPAFXS2p1	TKBPAFXS2p0	0	0	0	TKBPAFCM2p
	7	6	5	4	3	2	1	0
	0	TKBPAHZS2p2	TKBPAHZS2p1	TKBPAHZS2p0	TKBPAHCM2p1	TKBPAHCM2p0	TKBPAMD2p1	TKBPAMD2p0

TKBPAFXS2p3	External interruption trigger selection for forced output stop function 2			
0	NTP20 can not be used as a trigger.			
1	INTP20 can be used as a trigger.			

TKBPAFXS2p2	Comparator trigger selection for forced output stop function 2	
0	Comparator 5 can not be used as a trigger.	
1	Comparator 5 can be used as a trigger.	

TKBPAFXS2p1	Comparator trigger selection for forced output stop function 2	
0	Comparator 3 can not be used as a trigger.	
1	Comparator 3 can be used as a trigger.	

TKBPAFXS2p0	Comparator trigger selection for forced output stop function 2	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger.	

TKBPAFCM2p	Operation mode selection for forced output stop function 2
0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period.
1	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period following detection of the reverse edge of the trigger.

Figure 7-75. Format of Forced Output Stop Function Control Register 2p (TKBPACTL2p) (2/2)

TKBPAHZS2p2	Comparator trigger selection for forced output stop function 1	
0	Comparator 5 can not be used as a trigger.	
1	Comparator 5 can be used as a trigger.	

TKBPAHZS2p1	Comparator trigger selection for forced output stop function 1	
0	Comparator 4 can not be used as a trigger.	
1	Comparator 4 can be used as a trigger.	

TKBPAHZS2p0	Comparator trigger selection for forced output stop function 1	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger.	

TKBPAHCM2p1	TKBPAHCM2p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when Hi-Z stop trigger (TKBPAHTT2) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "Hi-Z.stop.trigger (TKBPAHTT2) = 1" is invalid. Forced output stop function 1 is cleared when Hi-Z.stop.trigger. (TKBPAHTT2) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after Hi-Z stop trigger (TKBPAHTT2) = 1 is written, regardless of the trigger signal level.
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "Hi-Z stop trigger (TKBPAHTT2) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after Hi-Z stop trigger (TKBPAHTT2) = 1 is written when the trigger signal is in its inactive period.

TKBPAMD2p1	TKBPAMD2p0	Output status selection when executing forced output stop function	
		Forced output stop function 1	Forced output stop function 2
0	0	Hi-Z output	Output fixed at low level
0	1	Hi-Z output	Output fixed at high level
1	0	Output fixed at low level	Output fixed at low level
1	1	Output fixed at high level	Output fixed at high level

Cautions 1. During timer operation, setting the other bits of the TKBPACTL2p register is prohibited. However, the TKBPACTL2p register can be refreshed (the same value is written).

2. Be sure to clear bits 11 to 9 and 7 to "0".

Remark n = 0 to 2, p = 0, 1

Figure 7-75. Format of Forced Output Stop Function Control Register 2p (TKBPACTL2p) (1/2)

Address: F06B0H (TKBPACTL20) , F06B2H (TKBPACTL21)				_21) Aft	er reset: 0000l	H R/W		
Symbol	15	14	13	12	11	10	9	8
TKBPACTL2p	TKBPAFXS2p3	TKBPAFXS2p2	TKBPAFXS2p1	TKBPAFXS2p0	0	0	0	TKBPAFCM2p
	7	6	5	4	3	2	1	0
	0	TKBPAHZS2p2	TKBPAHZS2p1	TKBPAHZS2p0	TKBPAHCM2p1	TKBPAHCM2p0	TKBPAMD2p1	TKBPAMD2p0

TKBPAFXS2p3	External interruption trigger selection for forced output stop function 2			
0	NTP20 can not be used as a trigger.			
1	INTP20 can be used as a trigger. Note 1			

TKBPAFXS2p2	Comparator trigger selection for forced output stop function 2		
0	Comparator 5 can not be used as a trigger.		
1	Comparator 5 can be used as a trigger. Note 2		

TKBPAFXS2p1	Comparator trigger selection for forced output stop function 2			
0	Comparator 3 can not be used as a trigger.			
1	Comparator 3 can be used as a trigger. Note 2			

TKBPAFXS2p0	Comparator trigger selection for forced output stop function 2	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger. Note 3	

TKBPAFCM2p	Operation mode selection for forced output stop function 2
0	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period. Note 4
1	Forced output stop function 2 starts with trigger input, and forced output stop function 2 is cleared at the next counter period following detection of the reverse edge of the trigger. Note 4

TKBPAHZS2p2	Comparator trigger selection for forced output stop function 1	
0	Comparator 5 can not be used as a trigger.	
1	Comparator 5 can be used as a trigger. Note 2	

TKBPAHZS2p1	Comparator trigger selection for forced output stop function 1	
0	Comparator 4 can not be used as a trigger.	
1	Comparator 4 can be used as a trigger. Note 2	

TKBPAHZS2p0	Comparator trigger selection for forced output stop function 1	
0	Comparator 0 can not be used as a trigger.	
1	Comparator 0 can be used as a trigger. Note 3	

Figure 7-75. Format of Forced Output Stop Function Control Register 2p (TKBPACTL2p) (2/2)

TKBPAHCM2p1	TKBPAHCM2p0	Clear condition selection for forced output stop function 1
0	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT2p) = 1 is written, regardless of the trigger signal level.
0	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT2p) = 1" is invalid. Forced output stop function 1 is cleared when forced output stop function release trigger (TKBPAHTT2p) = 1 is written while the trigger signal is in its inactive period.
1	0	Forced output stop function 1 starts with trigger input, and forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT2p) = 1 is written, regardless of the trigger signal level.
1	1	Forced output stop function 1 starts with trigger input, and when the trigger signal is in its active period, writing "forced output stop function release trigger (TKBPAHTT2p) = 1" is invalid. Forced output stop function 1 is cleared at the next counter period after forced output stop function release trigger (TKBPAHTT2p) = 1 is written when the trigger signal is in its inactive period.

TKBPAMD2p1	TKBPAMD2p0	Output status selection when executing forced output stop function	
		Forced output stop function 1	Forced output stop function 2
0	0	Hi-Z output	Output fixed at low level
0	1	Hi-Z output	Output fixed at high level
1	0	Output fixed at low level	Output fixed at low level
1	1	Output fixed at high level	Output fixed at high level


- Notes 1. When INTP20 is used as the forced output stop function 2, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - 2. When CMP4 or CMP5 is used as the timer KB forced output stop function, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.
 - When CMP0 is used as the timer KB forced output stop function, set CMP0STEN = 1. For details, see 14. 5
 Caution for Using Timer KB Simultaneous Operation Function.
 - **4.** When timer KB is stopped (TKBCEn = 0) without waiting for the next counter period, the forced output stop function is kept on until timer KB is restarted (TKBCEn = 1).
- Cautions 1. During timer operation, setting the other bits of the TKBPACTL2p register is prohibited. However, the TKBPACTL2p register can be refreshed (the same value is written).
 - 2. Be sure to clear bits 11 to 9 and 7 to "0".

Remark n = 0 to 2, p = 0, 1

5. Figure 14-1. Block Diagram of Comparator


Incorrect names of the noise filter and the edge detection circuit in the block diagram are revised, and Note is added.

Incorrect:



Note 20-pin products only. ANI16/CMP3P/P26 is selected by default for 30- and 38-pin products.

Remark m = 0 to 2



Note 20-pin products only. ANI16/CMP3P/P26 is selected by default for 30- and 38-pin products.

Caution When INTP20, INTP21, and comparator are used as the timer KB forced output stop function 2 or timer KB restart function, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.

Remark m = 0 to 2

6. Figure 14-12. Format of Peripheral Function Switch Register 0 (PFSEL0)

Incorrect descriptions of the comparator and external interrupts are revised, and Notes are added.

Incorrect:

Figure 14-12. Format of Peripheral Function Switch Register 0 (PFSEL0)

Address: F05C6H After reset: 00H R/W Symbol 3 <1> <0> <6> <5> <4> PFSEL0 0 CMP2STEN ADTRG11 ADTRG10 TMRSTEN1 TMRSTEN0 CMP0STEN **PNFEN**

CMP2STEN	Comparator 2 detection interrupt (INTCMP2) switching
0	STOP mode clear disabled
1	STOP mode clear enabled, but only when not using noise filter
	(Can be set when operating in low-power RTC mode (RTCLPC = 1 in the OSMC register)

CMP0STEN	Comparator 0 detection interrupt (INTCMP0) switching		
0	OP mode clear disabled		
1	OP mode clear enabled, but only when not using noise filter		
	(Can be set when operating in low-power RTC mode (RTCLPC = 1 in the OSMC register)		

PNFEN	Use/Do not use external interrupt INTP20 noise filter		
0	se noise filter		
1	Oo not use noise filter		

TMRSTEN1	External interrupt INTP21 function select			
0	ternal interrupt function (can be generated external interrupt, but cannot be used for			
	ner restart function)			
1	imer restart function (cannot be generated external interrupt, and cannot release			
	standby mode)			

TMRSTEN0	External interrupt INTP20 function select			
0	ternal interrupt function (can be generated external interrupt, but cannot be used for			
	mer restart function)			
1	Timer restart function (cannot be generated external interrupt, and cannot release			
	standby mode)			

Caution Comparator detection interrupt other than CMP0 and CMP2 cannot be used to clear the STOP mode.



Correct:

Figure 14-12. Format of Peripheral Function Switch Register 0 (PFSEL0)

Address: F05C6H After reset: 00H R/W Symbol <6> <5> <4> 3 2 <1> <0> PFSEL0 0 CMP2STEN **CMP0STEN PNFEN** ADTRG11 ADTRG10 TMRSTEN1 TMRSTEN0

CMP2STEN	Comparator 2 detection interrupt (INTCMP2) switching Note 1			
0	ignal via digital edge detect circuit is selected. STOP mode release is disabled.			
1	Forced output stop request signal is selected.			
	STOP mode release is enabled, but only when not using noise filter.			
	(Can be set when operating in low-power RTC mode (RTCLPC = 1 in the OSMC register)			

CMP0STEN	Comparator 0 detection interrupt (INTCMP0) switching Note 1			
0	Signal via digital edge detect circuit is selected. STOP mode release is disabled.			
1	Forced output stop request signal is selected.			
	STOP mode release is enabled, but only when not using noise filter.			
	(Can be set when operating in low-power RTC mode (RTCLPC = 1 in the OSMC register)			

PNFEN	Use/Do not use external interrupt INTP20 noise filter		
0	Use noise filter		
1	Do not use noise filter		

TMRSTEN1	External interrupt INTP21 function switching Note 2					
0	xternal interrupt function is selected. (STOP mode release is enabled, but cannot be used					
	for timer restart function)					
1	Timer restart function is selected. (STOP mode release is disabled, but can be used for timer					
	restart function)					

TMRSTEN0	External interrupt INTP20 function switching Note 2					
0	xternal interrupt function is selected. (STOP mode release is enabled, but cannot be used					
	for timer restart function)					
1	Timer restart function/forced output stop function 2 is selected. (STOP mode release is					
	disabled, but can be used for timer restart function)					

Notes 1. When the interrupt for CMP0 and CMP2 is used, adopt a function used with the interrupt input signal.

When the CMP0 and CMP2 are used as a trigger of the timer KB forced output stop function, set CMPnSTEN =

1.

When the CMP2 is used as a trigger of the timer restart function for timer KB, set CMP2STEN = 0.

For details, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.

2. When INTP20 and INTP21 are used as a trigger of the timer KB forced output stop function 2 or timer restart function, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.

Caution Comparator detection interrupt other than CMP0 and CMP2 cannot be used to clear the STOP mode.

Remark n = 0, 2

7. 14.5 Caution for Using Timer KB Simultaneous Operation Function

As respects of INTP2m and comparator, Caution for Using Timer KB Simultaneous Operation Function is added.

Incorrect:

No applicable item

Correct:

14. 5 Caution for Using Timer KB Simultaneous Operation Function


In addition to their use as an external interrupt input, the INTP2m pin output and the comparator output signal can be used as a trigger for functions that operate simultaneously with timer KB, such as the forced output stop function and timer restart function. The settings in peripheral function switch register 0 (PFSEL0) and the edge selection registers must be specified according to the function used. The width of the active signal required until each function starts operating differs.

When using INTP2m or the comparator output signal, refer to Tables 14-4 to 14-6 to specify the necessary register settings, and configure external circuits so that the required active signal width is assured.

Peripheral enable Edge setting Necessary active signal width to operate each function Function register setting registers Interrupt Forced output stop Timer restart External interrupt TMRSTENm = 0EGPn, EGNn To 1 μs (STOP release is enabled) 55 to 215 ns Note 3 + Forced output stop TMRSTENm = 1 CEGPp, CEGNp 55 to 215 ns Note 2 Note 3. 5 2 to 3 clocks Note 4 55 to 215 ns Note 3 + 55 to 215 ns Note 3 + Timer restart TMRSTENm = 1 CEGPp, CEGNp 2 to 3 clocks Note 4, 6 2 to 3 clocks Note 4

Table 14-4. Relationship of INTP2m function, register settings, and active signal width

Figure 14-18. Generation Timing of Forced Output Stop Signal and Timer Restart Request Signal by INTP2m



- **Notes 1.** Only INTP20 can be used as a trigger for forced output stop function 2.
 - 2. The active level of INTP20 (used for forced output stop function 2) is high. Edge selection is only applied to detection of an interrupt signal.
 - 3. 5 to 15 ns when noise filtering on INTP20 is disabled (PNFEN = 1)
 - **4.** For f_{CLK} or f_{PLL} (when PLLON = 1)
 - **5.** An additional output delay time (10 to 40 ns) is required from when forced output stop function 2 starts operating to when the level of the timer KB output changes.



Date: Apr. 24, 2015

Notes 6. Until the timer restart function starts operating, an additional clock cycle is required after the timer restart request signal is received, and an additional output delay time (10 to 40 ns) is required until the level of the timer KB output changes.

Remark $m = 0, 1 \quad n = 20, 21 \quad p = 7, 6$

Table 14-5. Relationship of comparator 0 and 2 functions, register settings, and active signal width

Function	Peripheral enable	Peripheral enable Edge setting Necessary active signal width to operate each f		e each function	
Function	register setting	registers	Interrupt	Forced output stop	Timer restart
External interrupt (STOP release is enabled Note 1)	CMPnSTEN = 1	Rising edge only	To 150 ns ^{Note 3}	-	-
External interrupt (STOP release is disabled)	CMPnSTEN = 0	CEGPn, CEGNn	To 150 ns ^{Note 3} + 2 to 3 clocks ^{Note 4, 5}	-	-
Forced output stop	CMPnSTEN = 1	Note 6	To 150 ns Note 3	To 150 ns ^{Note 3, 7}	-
Timer restart	CMPnSTEN = 0	CEGPn, CEGNn	To 150 ns Note 3 + 2 to 3 clocks Note 4, 5	-	To 150 ns Note 3 + 2 to 3 clocks Note 4, 5

Figure 14-19. Generation Timing of Forced Output Stop Request Signal by Comparator 0 and 2 (CMPnSTEN = 1)





Figure 14-20. Generation Timing of Timer Restart Request Signal by Comparator 0 and 2 (CMPnSTEN = 0)



- **Notes 1.** When noise filtering is set to "0, 0" by using the CnDFS1 and CnDFS0 bits in the comparator n control register (CnCTL)
 - 2. To change the level of the edge direction, invert the comparator output signal by using the CnINV bit in the comparator n control register (CnCTL).
 - 3. This is the time required when noise filtering is set to "0, 0" by using the CnDFS1 and CnDFS0 bits in the comparator n control register (CnCTL).
 - If a setting other than "0, 0" is specified, the specified noise elimination width is added.
 - **4.** For f_{CLK} or f_{PLL} (when PLLON = 1)


- Date: Apr. 24, 2015
- **Notes 5.** Until the timer restart function starts operating, an additional clock cycle is required after the timer restart request signal is received, and an additional output delay time (10 to 40 ns) is required until the level of the timer KB output changes.
 - 6. The active level of INTP20 (used for forced output stop function 2) is high.
 - 7. An additional output delay time (10 to 40 ns) is required from when forced output stop function 2 starts operating to when the level of the timer KB output changes.

Remark n = 0, 2

Table 14-6. Relationship of comparator 1, 3, 4, and 5 functions, register settings, and active signal width

Function	Peripheral enable	Edge setting	Necessary active signal width to operate each function		
Function	register setting	registers	Interrupt	Forced output stop	Timer restart
External interrupt	-	CEGPn, CEGNn	To 150 ns Note 1 +	-	-
(STOP release is			2 to 3 clocks Note 2, 3		
disabled)					
Forced output stop	-	Note 4	To 150 ns Note 2+	To 150 ns Note 2, 5	-
			2 to 3 clocks Note 3, 4		
Timer restart Note 6	-	CEGPn, CEGNn	To 150 ns Note 2+	-	To 150 ns Note 2+
			2 to 3 clocks Note 3, 4		2 to 3 clocks Note 3, 4

Figure 14-21. Generation Timing of Forced Output Stop Request Signal and Timer Restart Request Signal by Comparator 1, 3, 4, and 5



- **Notes 1.** When noise filtering is set to "0, 0" by using the CnDFS1 and CnDFS0 bits in the comparator n control register (CnCTL). If a setting other than "0, 0" is specified, the specified noise elimination width is added.
 - **2.** For f_{CLK} or f_{PLL} (when PLLON = 1)
 - 3. Until the timer restart function starts operating, an additional clock cycle is required after the timer restart request signal is received, and an additional output delay time (10 to 40 ns) is required until the level of the timer KB output changes.
 - 4. The active level of INTP20 (used for forced output stop function 2) is high.
 - **5.** An additional output delay time (10 to 40 ns) is required from when forced output stop function 2 starts operating to when the level of the timer KB output changes.
 - 6. The timer restart function can be used for comparator 1 and 3 only .

Remark n = 1, 3 to 5

8. Timing Chart of SNOOZE Mode Operation (p.666, 667, 669)

Incorrect the clock request signal (internal signal) timing is revised.

Incorrect:

Figure 15-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)





Figure 15-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)



Incorrect the timing chart of clock request signal (internal signal) and SDR01 is revised.

Incorrect:

Figure 15-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)





Figure 15-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)



Incorrect the clock request signal (internal signal) timing chart is revised.

Incorrect:

Figure 15-93. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)





Figure 15-93. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



9. Table 20-1. Interrupt Source List (2/3)

Note for the interrupt source list is added.

Incorrect:

- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
 - 3. INTCMP1, INTCMP3, INTCMP4, and INTCMP5 cannot be used to clear the STOP mode.

- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
 - INTCMP1, INTCMP3, INTCMP4, and INTCMP5 cannot be used to clear the STOP mode.
 About interrupt generation timing, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.




10. Figure 20-1. Basic Configuration of Interrupt Function

Incorrect the basic configuration of interrupt function is revised.

Incorrect:

(B) External maskable interrupt (INTPn, INTCMPm)



IF: Interrupt request flag

IE: Interrupt enable flag

ISP0: In-service priority flag 0

ISP1: In-service priority flag 1

MK: Interrupt mask flag

PR0: Priority specification flag 0

PR1: Priority specification flag 1


Remark 20-pin: n = 0, 20, 21, 22, m = 0 to 3

30-pin: n = 0, 4, 11, 20 to 23, m = 0 to 5

38-pin: n = 0, 3, 4, 9 to 11, 20 to 23, m = 0 to 5

Correct:

(B) External maskable interrupt (INTPn^{Note}, INTCMPm^{Note})



Note According to setting for using of the timer KB simultaneous function (the timer KB forced output stop function and timer restart function), the interrupt signal pass and the interrupt generation timing and the edge enable register for INTP20 and INTP21 and INTCMPm vary. For details, see 14. 5 Caution for Using Timer KB Simultaneous Operation Function.

IF: Interrupt request flag

IE: Interrupt enable flag

ISP0: In-service priority flag 0

ISP1: In-service priority flag 1

MK: Interrupt mask flag

PR0: Priority specification flag 0

PR1: Priority specification flag 1

Remark 20-pin: n = 0, 20, 21, 22, m = 0 to 3

30-pin: n = 0, 4, 11, 20 to 23, m = 0 to 5

38-pin: n = 0, 3, 4, 9 to 11, 20 to 23, m = 0 to 5

11. Table 21-1. Operating Statuses in HALT Mode (2/2)

Incorrect description about the comparator operation in HALT mode is revised.

Incorrect:

HALT Mode Setting		When HALT Instruction Is Executed While CPU Is Operating on Subsystem Clock		
Item		When CPU Is Operating on XT1 Clock (fxr)	When CPU Is Operating on External Subsystem Clock (fexs)	
System clock		Clock supply to the CPU is stopped		
Main system clock	fін	Operation disabled		
	fx			
	fex			
Subsystem clock	fxT	Operation continues (cannot be stopped)	Cannot operate	
	fexs	Cannot operate	Operation continues (cannot be stopped)	
fiL		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops		
CPU		Operation stopped		
Code flash memory				
Data flash memory				
RAM				
Port (latch)		Status before HALT mode was set is retained		
Timer array unit		Operable when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0). Operable		
Timer KB0 to KB2				
Timer KC0				
Real-time clock (RTC)				
12-bit interval timer				
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER		
A/D converter		Operation disabled		
Programmable gain amplifier		Operable (However, this is not used, since the operation has been disabled for the A/D converter that is the destination for input of the PGA output signal)		
Comparator		Operable (When in the low-consumption RTC mode (RTCLPC = 1 in the OSMC register), this can be used only when the STOP mode cancel is set (CMPnSTEN = 1 in the PFSEL0 register) by the comparator interrupt detection and the noise filter is not used ($n = 0.2$))		



Correct:

HALT Mode Setting		When HALT Instruction Is Executed Wh	ile CPU Is Operating on Subsystem Clock			
Item		When CPU Is Operating on XT1 Clock (fxt) When CPU Is Operating on External Subsystem Clock (fexs)				
System clock		Clock supply to the CPU is stopped				
Main system clock f _{IH}		Operation disabled				
	fx					
	fex					
Subsystem clock	fхт	Operation continues (cannot be stopped)	Cannot operate			
	fexs	Cannot operate	Operation continues (cannot be stopped)			
fi∟		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops				
CPU		Operation stopped				
Code flash memory						
Data flash memory						
RAM						
Port (latch)		Status before HALT mode was set is retained				
Timer array unit		Operable when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).				
Timer KB0 to KB2						
Timer KC0						
Real-time clock (RTC)		Operable				
12-bit interval timer						
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER				
A/D converter		Operation disabled				
Programmable gain am	plifier	Operable (However, this is not used, since the operation has been disabled for the A/D converter that is the destination for input of the PGA output signal)				
Comparator		Only CMP0 and CMP2 are operable. (When in the low-consumption RTC mode (RTCLPC = 1 in the OSMC register), CMPn can be used only when the STOP mode cancel is set CMPnSTEN = 1 in the PFSEL0 register) by the comparator interrupt detection and the noise liter is not used. ($n = 0, 2$))				



12. Table 21-2. Operating Statuses in STOP Mode

Incorrect description about the comparator operation in STOP mode is revised.

Incorrect:

STOP Mode	Setting	When STOP Instruction Is Executed While CPU Is Operating on Main System Clock					
Item		When CPU Is Operating on High-speed On-chip Oscillator Clock (f _{IH}) When CPU Is Operating on X1 Clock (fx) X1 Clock (fx) External Main System Clock (f _{EX})					
System clock		Clock supply to the CPU is stop	ped				
Main system clock	fıн	Stopped					
	fx						
	fex						
Subsystem clock	fхт	Status before STOP mode was	set is retained				
	fexs						
fı∟		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops					
CPU		Operation stopped					
Code flash memory							
Data flash memory							
RAM							
Port (latch)		Status before STOP mode was set is retained					
Timer array unit		Operation disabled					
Timer KB0 to KB2							
Timer KC0							
Real-time clock (RTC)		Operable					
12-bit interval timer							
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER					
A/D converter		Wakeup operation is enabled (switching to the SNOOZE mode)					
Programmable gain amp	olifier	Operable					
Comparator		Operable (Only for channels set to enable cancellation of STOP mode and when digital filter is not used)					



Correct:

STOP Mode Setting		When STOP Instruction Is	Executed While CPU Is Operat	ing on Main System Clock			
Item		When CPU Is Operating on High-speed On-chip Oscillator Clock (fiн)	When CPU Is Operating on X1 Clock (fx)	When CPU Is Operating on External Main System Clock (fex)			
System clock		Clock supply to the CPU is stop	ped				
Main system clock	fıн	Stopped					
	fx						
	fex						
Subsystem clock	fхт	Status before STOP mode was set is retained					
	fexs						
fıL	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops						
CPU		Operation stopped					
Code flash memory		1					
Data flash memory							
RAM							
Port (latch)		Status before STOP mode was set is retained					
Timer array unit		Operation disabled					
Timer KB0 to KB2		1					
Timer KC0							
Real-time clock (RTC)		Operable					
12-bit interval timer]					
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER					
A/D converter		Wakeup operation is enabled (switching to the SNOOZE mode)					
Programmable gain am	plifier	Operable					
Comparator		Only CMP0 and CMP2 are operable when the STOP mode cancel is set (CMPnSTEN = 1 in the PFSEL0 register) by the comparator interrupt detection and the noise filter is not used. $(n = 0, 2)$					



13. Table 21-3. Operating Statuses in SNOOZE Mode

Incorrect description about the comparator operation in SNOOZE mode is revised.

Incorrect:

STOP Mode Setting		When Inputting CSI00/UART0 Data Reception Signal or A/D Converter Timer Trigger Signal While in STOP Mode			
		When CPU Is Operating on High-speed On-chip Oscillator Clock (fін)			
System clock		Clock supply to the CPU is stopped			
Main system clock	fıн	Operation started			
	fx	Stopped			
	fex				
Subsystem clock	fхт	Use of the status while in the STOP mode continues			
	fexs				
f∟		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops			
CPU		Operation stopped			
Code flash memory					
Data flash memory					
RAM					
Port (latch)		Use of the status while in the STOP mode continues			
Timer array unit		Operation disabled			
Timer KB0 to KB2					
Timer KC0					
Real-time clock (RTC)		Operable			
12-bit interval timer					
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER			
A/D converter		Operable			
Programmable gain am	plifier	Operable			
Comparator		Operable (Only for channels set to enable cancellation of STOP mode and when digital filter is not used)			



Correct:

STOP Mode Setting		When Inputting CSI00/UART0 Data Reception Signal or A/D Converter Timer Trigger Signal While in STOP Mode			
		When CPU Is Operating on High-speed On-chip Oscillator Clock (fн)			
System clock		Clock supply to the CPU is stopped			
Main system clock fin		Operation started			
	fx	Stopped			
	fex				
Subsystem clock	fхт	Use of the status while in the STOP mode continues			
	fexs				
fı∟		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops			
CPU		Operation stopped			
Code flash memory					
Data flash memory					
RAM					
Port (latch)		Use of the status while in the STOP mode continues			
Timer array unit		Operation disabled			
Timer KB0 to KB2					
Timer KC0					
Real-time clock (RTC)		Operable			
12-bit interval timer					
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER			
A/D converter		Operable			
Programmable gain amplifier		Operable			
Comparator		Only CMP0 and CMP2 are operable when the STOP mode cancel is set (CMPnSTEN = 1 in the PFSEL0 register) by the comparator interrupt detection and the noise filter is not used. $(n = 0, 2)$			

14. 32.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

Descriptions of the data memory STOP mode low supply voltage data retention characteristics are added.


Incorrect:

32.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



Correct:

32.7 RAM Data Retention Characteristics


$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 ^{Note}		5.5	٧

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.

Caution When CPU is operated at the voltage of out of the operation voltage range, RAM data is not retained.

Therefore, set STOP mode before the supplied voltage is below the operation voltage range.



15. 33.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

Descriptions of the data memory STOP mode low supply voltage data retention characteristics are added.


Incorrect:

33.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

$(T_A = -40 \text{ to } +125^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.47 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



Correct:

33.7 RAM Data Retention Characteristics


$(T_A = -40 \text{ to } +125^{\circ}C, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.47 ^{Note}		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.

Caution When CPU is operated at the voltage of out of the operation voltage range, RAM data is not retained.

Therefore, set STOP mode before the supplied voltage is below the operation voltage range.





16. 34.3 38-pin Products


Incorrect descriptions of the package code and dimensions are revised.


Incorrect:

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-SSOP38-6.1x12.3-0.65	PRSP0038JA-B	P38MC-65-GAA-2	0.3









NOT E

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition $\,$


	(UNII:mm)
ITE M	DIMENSION S
Α	12.3 0±0.1 0
В	0.30
С	0.65 (T.P.)
D	0.3 0 +0.1 0
Е	0.125±0.075
F	2.00 MAX .
G	1.70±0.10
Н	8.10±0.20
- 1	6.10±0.10
J	1.00±0.20
К	0.15+0.10
L	0.50
М	0.10
N	0.10
Р	3°+5°
T	0.25(T.P.)
U	0.60±0.15
V	0.25 MAX .
W	0.15 MAX .


© 2012 Renesas Electronics Corporation.

All rights reserved .


Correct:


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-SSOP38-0300-0.65	PRSP0038JA-A	P38MC-65-2A4-2	0.3





detail of lead end





NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

	(UNIT:mm)				
ITEM	DIMENSIONS				
Α	12.30±0.10				
В	0.30				
С	0.65 (T.P.)				
D	$0.32 ^{\ +0.08}_{\ -0.07}$				
Е	0.125±0.075				
F	2.00 MAX.				
G	1.70±0.10				
Н	8.10±0.20				
I	6.10±0.10				
J	1.00±0.20				
K	$0.17 ^{+0.08}_{-0.07}$				
L	0.50				
М	0.10				
N	0.10				
Р	3° +7°				
Т	0.25(T.P.)				
U	0.60±0.15				
V	0.25 MAX.				
W	0.15 MAX.				


© 2012 Renesas Electronics Corporation.


 ${\sf All\ rights\ reserved} \quad .$

17. <u>1.3.1 20-pin products</u>

Incorrect alternate-function pin is revised.

Incorrect:







18. <u>1.3.2 30-pin products</u>

Incorrect alternate-function pin is revised.

Incorrect:







19. <u>1.3.3 38-pin products</u>

Incorrect alternate-function pin is revised.

Incorrect:





20. Figure 13-1. Block Diagram of Operational Amplifier Incorrect block diagram is revised. Incorrect: Operational amplifier ANI6/CMP3P/P26 ANI18/(CMP3P)/CMPCOM/P147Note ANI2/CMP0P/P22 ©-ANI4/CMP1P/P24 To A/D converter ANI5/CMP2P/P25 (analog input channel: PGAOUT) ANI7/CMP4P/P27 ANI16/CMP5P/ RxD1/P03 Note OMPSEL0 PGAINS2 PGAINS1 PGAINS0 PGAEN PGAVG1 PGAVG0 Programmable gain amplifier Programmable gain amplifier control register (PGACTL) Comparator input switch control register (CMPSEL) input channel select register (PGAINS) Internal bus Correct: Operational amplifier Selector ANI2/CMP0P/P22 ©-ANI4/CMP1P/P24 O- To A/D converter ANI5/CMP2P/P25 © (analog input channel: PGAOUT) ANI6/CMP3P/P26 © ANI7/CMP4P/P27 ©-ANI16/CMP5P/RxD1/P03 ANI18/(CMP3P)/CMPCOM/P147 O PGAINS2 PGAINS1 **PGAINSO** PGAEN PGAVG1 PGAVG0 Programmable gain amplifier Programmable gain amplifier input channel select control register (PGACTL) register (PGAINS) Internal bus

21. 13.3.3 Programmable gain amplifier input channel select register (PGAINS)

Incorrect description of programmable gain amplifier input channel select register (PGAINS) is revised.

Incorrect:

Figure 13-4. Format of Programmable Gain Amplifier Input Channel Select Register (PGAINS)

Address: F	0551H	After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
PGAINS	0	0	0	0	0	PGAINS2	PGAINS1	PGAINS0

PGAINS2	PGAINS1	PGAINS0	Analog input channel for input to programmable gain amplifier
0	0	0	ANI2/CMP0P
0	0	1	ANI4/CMP1P
0	1	0	ANI5/CMP2P
0	1	1	ANI6/CMP3P.or.ANI18/(CMP3P)Note
1	0	0	ANI7/CMP4P
1	0	1	ANI16/CMP5P
Other than above		ve	Setting prohibited

Note Selected by the comparator input switch control register (CMPSEL) (20-pin products only)

Caution Set the PGAINS register during stop operation of the programmable gain amplifier (PGAEN = 0).

Correct:

Figure 13-4. Format of Programmable Gain Amplifier Input Channel Select Register (PGAINS)

Address: F	0551H	After reset: 00	H R/W					
Symbol	7	6	5	4	3	2	1	0
PGAINS	0	0	0	0	0	PGAINS2	PGAINS1	PGAINS0

PGAINS2	PGAINS1	PGAINS0	Analog input channel for input to programmable gain amplifier
0	0	0	ANI2/CMP0P
0	0	1	ANI4/CMP1P
0	1	0	ANI5/CMP2P
0	1	1	ANI6/CMP3P
1	0	0	ANI7/CMP4P
1	0	1	ANI16/CMP5P
1	1	0	ANI18/CMPCOM/(CMP3P Note)
Other than above		ve	Setting prohibited

Note Selected by the comparator input switch control register (CMPSEL) (20-pin products only)

Caution Set the PGAINS register during stop operation of the programmable gain amplifier (PGAEN = 0).

