

RZ/N1D Group RZ/N1S Group RZ/N1L Group

Application Note: POWERLINK Quick Start Guide

RZ Family RZ/N1 Series

Preliminary

All information contained in these materials, including products and product specifications, represent information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).



Renesas Electronics www.renesas.com

Rev. 1.4.3 July 11, 2019

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of the Product

The following usage notes are applicable to all products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

The reserved addresses are provided for the possible future expansion of functions. Do not access
these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

EtherCAT is registered trademark and patented technology, licensed by Beckhoff Automation GmbH, Germany. Sercos is a registered trademark of Sercos International e.V.

Ethernet POWERLINK is the registered trademark of Ethernet POWERLINK Standardization Group (EPSG). CAN(Controller Area Network) : An automotive network specification developed by Robert Bosch GmbH of Germany ARM is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All registered trademarks or trademarks are the property of their respective owners.

Table of Content

1	In	troduction5
2	Fe	eatures
3	Pi	oject Setup
	3.1.	Requirements
	3.2.	Hardware7
	3.3.	Sample Application
	3.4.	Configuring the sample application8
	3.5	Running the sample application9
	Se	etting up an POWERLINK PLC
	Re	evision History

5. Figures

Figure 3-1: Serial Terminal settings RZ/N1	8
Figure 3-2: IAR Configurations RAM and ROM for RZ/N1L	
Figure 3-3: IAR Workbench "Busy"-Window	12
Figure 3-4: Changing Reset mode of RZ/N1L in Debug-ROM configuration	12
Figure 3-5: Multicore Debug Option	15
Figure 3-6: Multicore Debug Interface	16
Figure 3-7: SPI connection of Synergy S7GS-SK (left) and RZ/N1L (right)	16
Figure 4-1: Creating a new project in Automation Studio	18
Figure 4-2: Adding the RZ/N device	19
Figure 4-3: Configuration of the cycle time	20
Figure 4-4: Setup cyclic data	21
Figure 4-5: Show cyclic data	22

Tables

Table 1: Development Tools required by POWERLINK device stack	7
Table 3-2: PINs for SPI usage	17
Table 3-3: GPIOs for SPI usage	17

1 Introduction

This document describes how to run *port GmbH*'s POWERLINK on the RZ/N1 Series. It is possible either to run a standalone variant using only the CM3-core as single core, or to use two separate cores, communicating via Core To Core. Both cores feature the GOAL (Generic OS Abstraction Layer) which handles the communication of the cores and provides basic functionality e.g. timer handling.

The Ethernet POWERLINK protocol runs on CM3-core in both the standalone and the Core To Core variant. Its task is the communication with other operators, therefore the alias name of the CM3-core is communication core (CC) in this document.

In the Core To Core variant the user application is executed on a separate core, e.g. the Linux based CA7-core on RZ/N1D. This core is also named application core (AC). In the "standalone" variant, the user application is running on the communication core only (CC).

Please note that the software was tested using hardware version EESS-0401-130-04 (RZ/N1D), EESS-0401-131-03 (RZ/N1D-EB), EESS-0401-141-02 (RZ/N1S), EESS-0401-155-01 (RZ/N1L), of the CPU and extension board.

Please note that the RZ/N1S requires at least hardware version EESS-0401-141-02 to work with the extension board correctly.



2 Features

The *port GmbH*'s POWERLINK stack via Core To Core provides the functionality of a controlled node (CN). It features:

- producing of Process Data Objects
- consuming of Process Data Objects
- Service Data Objects for client and server
- Dual LED support
- User Timer Event (goal main loop)



3 Project Setup

The following chapter describes the setup and usage of *port GmbH*'s POWERLINK.

3.1. Requirements

Please extract the released archive to the workspace.

Please make sure the following components are installed on the computer:

Tool	Version
IAR Embedded Workbench for ARM	8.32.3.20228
IAR C/C++ Compiler for ARM	8.32.3.193
GCC	8.2.0

Table 1: Development Tools required by POWERLINK device stack

If you need logging, a terminal emulator like putty should be installed and configured to the correct USB serial interface of the RZ/N1 board. If no messages appear after the board is started than another serial port (from the 4 installed devices) must be tried.

3.2. Hardware

Please take care to follow the setup guidelines for the RZ/N1 Demo Board from the Linux and U-boot documentation - RZN1x-Quick-Start-Guide.pdf

Please follow these initial steps to setup the UART and DFU connection.

- 1. Connect the board to a PC via the UART and the DFU interface. After the driver for the device has been installed, additional serial ports will show up.
 - a. On Linux PCs, if you have no other serial-over-USB devices attached, this is /dev/ttyUSB2.
 - b. On Windows PCs, open the *device manager* and look up for new USB Serial Ports on section *ports*. The RZ/N1D and RZ/N1S board uses the 3rd of the 4 COM ports.

2.

a. On Linux PCs, open a serial terminal e.g. with

cu -e -o -115200 -l /dev/XXX

Replace the "XXX" with the serial device where the UART of the board is connected to.

b. On Windows PCs, open a serial terminal program e.g. PuTTY and select the COM port where the UART is connected to. The following settings must be configured for the connection:

Configure the serial line	
Speed (baud)	115200
Data bits	8
Stop bits	1
Parity	None \checkmark
Flow control	XON/XOFF \sim

Figure 3-1: Serial Terminal settings RZ/N1

3.3. Sample Application

Several sample applications are provided for *port GmbH*'s POWERLINK device stack They show how to set up and use the stack. The following examples can be found in the folder *goal/appl/goal_epl/*.

- 00_rpc_cc communication core (Core To Core variant only)
- 01_cn1 simple IO application (Standalone variant or Core To Core variant for AC)

The design subfolder contains the sources of the POWERLINK configuration and object dictionary. Furthermore, the XDD device description and an EPL file for *port GmbH*'s POWERLINK design tool, are placed here.

GOAL initialize POWERLINK on port 0 and 1 of the device.

3.4. Configuring the sample application

3.4.1.

Application behavior

The application behavior is controlled by the files *goal_appl.c, nmtslave.c* and *usr_ind.c* located at the POWERLINK application folder *goal\appl\goal_epl\01_cn1*. It creates a simple controlled node ^{3.4.2} supporting SDO and PDO read and write access.

Changing MAC Address

The default value of the RZ/N1 board MAC address is 02:00:00:00:00:01.

The MAC address can be set by the application during the initialization of the device by (re)-defining the weak function goal_tgtBoardEthMacGet(). This function is called by the Ethernet driver during its initialization to directly fetch an individual and non-default User-MAC-Address.

Like shown in the following example, the User-MAC-Address must only be copied to the address of the corresponding function parameter:

Preliminary document. Specifications in this RZ/N1D/S/L Group document are tentative and subject to change. **Application Note POWERLINK Quick Start Guide** 3. Project Setup p/** Default MAC address read function * * @retval GOAL OK successful * @retval other failed L * / GOAL STATUS T goal tgtBoardEthMacGet(/**< pointer to driver MAC address */ uint8 t *pMacAddr L) 曱 { /* declare and initialize individual user device MAC address */ GOAL ETH MAC ADDR T userDeviceMac = { 0x02, 0x00, 0x00, 0x00, 0x00, 0xaa }; /* copy user MAC address to MAC address in Ethernet driver */ GOAL MEMCPY (pMacAddr, userDeviceMac, MAC ADDR LEN); return GOAL OK;

Figure 3-2: Code example for setting User device MAC-Address

Changing Node ID

3.4.3.he default node ID of the device is 1. Changing the node ID is possible by editing the source code. The variable *EplNodeId* is set in the file *goal\appl\goal_epl\01_cn1\goal_appl.c*

3.5 Running the sample application

The RZ/N1D and RZ/N1S use the U-Boot bootloader for initial setup of the hardware and loading of the CM3 firmware. Additionally, the RZ/N1D U-Boot bootloader is used to boot the Linux Kernel. This chapter describes how to install the management software on the flash of the board. If no bootloader was yet installed on the RZ/N1D and RZ/N1S, please refer to the Linux and U-Boot documentation - Quick Start Guide for U-Boot and Linux - *RZN1x-Quick-Start-Guide.pdf*.

There are many similarities between the derivatives of the RZ/N1 series but some minor differences, too. Therefore, here is a more detailed explanation of how to run a sample application on each.

All standalone projects and the CC project of the Core To Core variant contain different workspaces for each board variant. The project workspaces ending on *_eb contain the configuration for the CPU Board together with the extension board (4 switch ports). The other project workspaces contain the 3.4.4 onfiguration for working with the CPU Board only.

Please connect the device to the POWERLINK network, after the target initialization is done completely.

Standalone Variant – RZ/N1D and RZ/N1S

It is possible to load the code via debugger into RAM, which is a very fast approach to test the user application, or to flash the CM3 core. In both cases the applications are located at *goal\projects\goal_epl_lib* and must be built using IAR Embedded Workbench.

3.4.4.1. Loading application into RAM via IAR Embedded Workbench

To compile a project, follow these steps:

- 1. Start the IAR Workbench IDE.
- 2. Open a project via "File/Open Workspace".

🔮 rz	n1d_de	mo_boa	ard - IAR I	Embedded Wo	orkbench	h IDE - Arm	n 8.22.1
File	Edit	View	Project	I-jet/JTAGjet	Tools	Window	Help
1	New File STRG+N					STRG+N	
1	New W	orkspac	e			1	
1	Open F	ile			S	STRG+O	
1	Open \	Norkspa	ice				
A	Open H	leader/S	Source File	e STRG	+UMSCI	HALT+H	
٥	Close				S	TRG+F4	

- 3. Go to the workspace folder and open it. In case the CPU board is used together with the extension board, please ensure to select the correct IAR-project.
- 4. Compile the project via "Project/Compile" or "Project/Rebuild all".
- 5. Power up the device.
- 6. Open a serial terminal according to section 3.2.
- 7. Press any key on your keyboard to interrupt the bootloader.
- 8. Ensure to configure the U-Boot boot command to release the CM3 core after reset. This is done by the command:

setenv bootcmd "mw 0x04000004 1 && rzn1_start_cm3 && loop 0 1"

followed by

saveenv

and reset the board.

- 9. Connect the debugger to the system via the "Download and Debug" button of the IAR Workbench.
- 10. After the Debug view opened, click on the "Go" button.

3.4.4.2. Loading application into flash via dfu-util

The board uses the U-Boot bootloader for initial setup of the hardware and loading of the CM3 core firmware. This chapter describes how to install the compiled management software on the flash of the board. If no bootloader was yet installed on the board, please refer to the Linux documentation - Quick Start Guide for U-Boot and Linux - *RZN1x-Quick-Start-Guide.pdf*.

The following steps describe the installation of management software:

- 1. Connect a Linux PC to the board according to section 3.2.
- 2. Power up the board.
- 3. Hit any key to stop the autoboot of the U-Boot.
- 4. Type "*dfu*" in the serial terminal of the board and hit enter.
- 5. On a Linux terminal start the command

sudo dfu-util -a "sf_cm3" -D FIRMWARE.bin

Replace FIRMWARE.bin with the file name of the software to install. The binary is placed at the

subfolder *Debug-RAM**Exe* of the IAR project folder.

- 6. When the download process is complete, press Ctrl+C on U-Boot.
- 7. If the autoboot command was already configured, go to step 10.
- 8. Set the autoboot command in the U-Boot:

setenv bootcmd "sf probe && sf read 0x4000000 d0000 90000 && rzn1_start_cm3 && loop 0 1"

9. Save the command to the flash:

saveenv

10. Reset the device.

Standalone Variant – RZ/N1L

The RZ/N1L does not use any bootloaders. If any application is stored in flash, it will be started automatically. Both, loading into RAM and flash can be done using IAR workbench.

- 1. Start the IAR Workbench IDE.
- 2. Open a project via "File/Open Workspace".
- 3. Go to the workspace folder and open it.
- 4. Compile the project via "Project/Compile" or "Project/Rebuild all".
- 5. Power up the device.
- 6. Open a serial terminal according to section 3.2.
- 7. Choose either the Debug-RAM or the Debug-ROM configuration. First is used for debugging via IAR, second is loading the application into the flash.




Figure 3-3: IAR Configurations RAM and ROM for RZ/N1L

- 8. Follow these steps for the Debug-RAM configuration
 - a. Compile the project via "Project/Compile" or "Project/Rebuild all".
 - b. Press and hold the devices software-reset button.
 - c. Click on "Download and Debug" and release the software-reset button as soon as the "Busy" window opens.




Figure 3-4: IAR Workbench "Busy"-Window

- 9. Follow these steps for the Debug-ROM configuration
 - a. Click on "Download and Debug".
 - b. Set reset mode to "Hardware" and press "Make & Restart Debugger".
 - c. Check, if the reset mode is still on "Hardware". If not, repeat the previous step.

≡ ତ c 8]	1 - ETM SWO
	Disabled (no reset) Software Hardware Core System

Figure 3-5: Changing Reset mode of RZ/N1L in Debug-ROM configuration

3.4.6. 10. After the Debug view opened, click on the "Go" button.

Core To Core variant – RZ/N1D (Communication Core)

The binary file for the CM3 core is located at the board type related IAR Embedded Workbench folder *goal\projects\goal_epl_rpc\00_goal_rpc* respectively *goal\projects\goal_epl_rpc\00_goal_rpc_demo*.

Load the binary file to the flash according to the following steps.

- 1. Connect a Linux PC to the board, according to section 3.2.
- 2. Power up the board.
- 3. Hit any key to stop the autoboot of the U-Boot.
- 4. Type *"dfu"* in the serial terminal of the board and hit enter.
- On a Linux terminal start the command sudo dfu-util -a"sf_cm3" -D FIRMWARE Replace FIRMAWARE with the file name of the software to install.
- 6. When the download process is complete, press Ctrl+C on U-Boot.
- 7. If the autoboot command was already configured, go to step 10.
- 8. Set the autoboot command in the U-Boot:

setenv bootcmd "sf probe && sf read 0x4000000 d0000 90000 && sf read 0x8ffe0000 b0000 20000 && sf read 0x80008000 1d0000 f00000 && rzn1_start_cm3 && sleep 4 && bootm 0x80008000 - 0x8ffe0000"

- 9. Save the command to the flash: *saveenv*
- 10. Reset the device.

It is also possible to debug the RZ/N1D communication core. The steps accored to section 3.4.4.1, but the boot command has to be set to

setenv bootcmd "mw 0x04000004 1 && rzn1_start_cm3 && sleep 20 && sf probe && sf read 0x80008000 1d0000 f00000 && sf read 0x8ffe0000 b0000 20000 && bootm 0x80008000 -0x8ffe0000"

This delays the boot of Linux about 20 seconds. Meanwhile the CM3 core has to be startet.

Core To Core variant – RZ/N1D (Application Core)

The user application runs on the Linux system of the CA7. Its binary must be created by GCC and downloaded to the RZ/N board manually.

Note: It is recommended to maintain a consistent boot order of the communication and the application core. Therefore it is advised to always start the R-IN engine / Cortex-M3 (communication core) first and boot the Cortex-A7 (application core) after the communication core has finished its initialization.

3.4.7.1. Building and downloading the user application

The following steps describe, how to build a binary and download it to the RZ/N1D board.

- 1. Navigate with the terminal of a Linux PC to the project of the application core at *goal/projects/goal_epl_rpc_lib/01_io_data/gcc.*
- 2. Start the build process by executing the Makefile by typing *make*
- 3. Select as target platform "rzn_a7_demo_board".
- 4. Power up the board and wait till Linux booted successfully.
- 5. Copy the created binary file *build/rzn_a7_demo_board/goal_rzn_a7_demo_board.bin* to the RZ/N1 board by e.g. secure copy (scp).
- Copy the application corresponding library goal/projects/goal_epl_rpc_lib/00_lib/gcc/build/rzn_a7_demo_board/libgoal_rzn_a7_demo_b oard.so to the RZ/N1 board by e.g. secure copy (scp).
- Start the binary file on the target by typing the commands export LD_LIBRARY_PATH=.

./goal_rzn_a7_demo_board.bin –i eth0

The GOAL setups the connection to the communication core via core to core and starts the user application. The initialization is done when the log message "GOAL initialized" is printed at the terminal, if logging is activated.

3.4.7.2. Auto start the user application

The Linux Kernel can start the user application on the CA7 automatically with the help of the start script

S99goal_app.sh

This script is placed at *linux_ctc/* of the release. Download the file to the CA7, like the user application binary, and place it at */etc/rc5.d/ if this file is not present*. Please ensure, that *goal_rzn_a7_demo_board.bin* and its library is placed at */home/root/*.

Disabling the start script is possible by adding the boot argument GOAL_APPL_LINUX_PREV.

- 1. Power up the board.
- 2. Hit any key to stop the autoboot of the U-Boot
- 3. Add the boot argument for preventing the application autoboot by

setenv bootargs "\${bootargs} GOAL_APPL_LINUX_PREV"

4. Save the command to the flash by:

saveenv

5. Reset the device

Reenabling the start script is possible by deleting the boot argument GOAL_APPL_LINUX_PREV.

- 1. Power up the board.
- 2. Hit any key to stop the autoboot of the U-Boot
- 3. Display the environment by

env print

- 4. The latest boot arguments are listed at the line *bootargs*=
- 5. Copy these arguments, except *GOAL_APPL_LINUX_PREV* and paste them at <paste> on the following command

setenv bootargs " <paste>"

6. Save the command to the flash by:

3.4.8. saveenv

7. Reset the device

Core To Core variant - RZ/N1S

Similar to the standalone variant the core to core variant is also capable to run from the RAM while debugging the application core and the communication core at the same time.

The IAR Embedded Workbench runs two instances of the IDE, one for each core, in a master-slavesystem to share the access to the board keeping both instances synchronous.

The usage and setup of the multicore debugging will be exemplary described for the CN1 example running on the application core under ThreadX using the CM3 for handling the Ethernet POWERLINK

stack as the communication core.

Note: It is recommended to maintain a consistent boot order of the communication and the application core. Therefore it is advised to always start the R-IN engine / Cortex-M3 (communication core) first and boot the Cortex-A7 (application core) after the communication core has finished its initialization.

To run the core to core variant of the CM1 example please perform the following steps:

1. Open the corresponding AC IAR project workspace, e.g.:

projects\goal_epl_rpc\01_cn1\iar\renesas\rzn1s_a7_threadx\rzn1s_a7_threadx.eww

- 2. Open the project options and navigate to the subcategory "Multicore" in the category "Debugger".
- 3. Enable Multicore master mode and select the slave workspace to use. Please note, that the "slave project" and the "slave configuration" is already preconfigured for the GOAL slave projects.

The core to core variant requires the *OO_goal_rpc_demo* project running on the CM3 which is the same project as for the core to core variant under Linux on the RZ/N1-D but for the RZ/N1-S demo board. This slave application can be used also for the other POWERLINK application core demo applications.

The slave workspace *rzn1s_demo_board.eww* is located in the following project directory:

projects\goal_epl_rpc\00_goal_rpc_demo\iar\renesas\rzn1s_demo_board\





Figure 3-6: Multicore Debug Option

When using the RZ/N1S expansion board, please ensure to select the correct CC project located at the projects rzn1s_demo_board_eb directory. Additionally, adjust the entry "Slave project" in the subcategory "Multicore" to rzn1s_demo_board_eb.

- 4. Compile the project via "Project/Compile" or "Project/Rebuild all".
- Press the "Download and debug" button or Ctrl+D This will cause IAR to open the slave workspace as an additional IAR workbench instance, builds the slave project and load both – the master and the slave project – to the board sharing the debugger.
- 6. When the software from both instances is loaded to the board and the IDE switches in the

debug mode an additional dialog for multicore debugging is available giving the following options:

- start all cores at once
- stop all cores at once
- toggle execution mode



3.4.9. Core To Core variant – RZ/N1L (Communication Core)

The binary file for the CM3 core is located in the board type related IAR Embedded Workbench folder *goal\projects\goal_epl_rpc\00_goal_rpc* respectively *goal\projects\goal_epl_rpc\00_goal_rpc_demo*.

Please refer section 3.4.5 for building and downloading the Core To Core variant on RZ/N1L. It is handled the same as the standalone variant.

For mulit core projects, the RZ/N1L is used as communication core, while the e.g. Synergy S7GS-SK is used as application core. Data exchanging is done by SPI. The boards are connected as followed.




Figure 3-8: SPI connection of Synergy S7GS-SK (left) and RZ/N1L (right)

color	S7GS-SK	RZ/N1L
Black	J24-7	CN20-5
Green	J24-6	CN20-4
Blue	J24-5	CN20-3
Yellow	J24-4	CN20-2
Red	J24-3	CN20-1
	Black Green Blue Yellow	BlackJ24-7GreenJ24-6BlueJ24-5YellowJ24-4

Table 3-2: PINs for SPI usage

Please note the synergy quick start guide for setup the named core. By default, the RZ/N1L uses the SPI channel 5 and the following GPIOs.

GPIO	Usage
62	SPI clock
63	MOSI
64	MISO
65	SPI chip select

Table 3-3: GPIOs for SPI usage

Note:

Application Note

The board supports only SPI mode 1 and 3. Please set the SPI mode to 3 by defining GOAL_GLOB_MA_SPI_ID_0_MODE_3 in goal/goal_global/goal_global.h to 1. /**< set SPI mode 3 on MA ID 0 */ #define GOAL_GLOB_MA_SPI_ID_0_MODE_31



The POWERLINK via Core To Core sample application is ready to communicate with a PLC. The provided XDD device description is required to create a connection.

This chapter shows how to set up the B&R PLC 5PC600.SX01 with the program Automation Studio 4. (V3.0.90.21). The user is expected to have knowledge about his PLC and the utilized software.

First a new project must be created for the PLC by the New Project Wizard with File \rightarrow New Project...

	C:\projects\rzn1\rzn1\	
	CPU board:	System unit:
	5PC600.×855-00	5PC600.SX01-00
1	Name of the configuration:	Name of the PLC:
123	Config1	PLC1
1010m D1010	Version of the target Automation	n Runtime:
	D3.09	
aunch Insert Obje	ct Wizard	

Figure 4-1: Creating a new project in Automation Studio

First, name the project and select its path. On the next step, setup the hardware configuration by e.g. online identification. In the end, there is a summary of the new project, like shown in picture Figure 4-1.

The XDD device description must be imported by selecting

Tools \rightarrow Import Fieldbus Device...

Navigate to *goal\appl\goal_epl\01_cn1\design* and open the appropriate file. There will be some log messages at the Output window showing the import state. Restart the Automation Studio to finalize the import.






Figure 4-2: Adding the RZ/N device

Select the Physical View and insert a new controller module as shown in Figure 4-2. Select the imported POWERLINNK device. Enter the node number of the application, or keep the default value 1. Finish the importation by the *next*-button.

The displaying and editing of the Ethernet configuration, e.g. PLC IP address, is done by right klick the APC620 System PCI and select *Open* (*x*) *Ethernet Configuration (ethPort)*. The *ethPort* is determinate by the connection port of PLC and PC.



] () () () () () ()] () () () () () () () () () () () () ()	< ** ** 11 (11 4) * *	(1)			
vysical View Model no.	Slot Versi	▼ ‡ ×	SU1.5L1 [IF1 POWERLINK Configuration] ×	1	
E 1 PLC1	01-00 SU1 2.0.	APC620 Sy	Name	Value	Description
	IF5	USB1	E 1 STTILLET		5LS182.6-1 (POWERLINK)
L la	IF5.9		Module type	Туре 3	Indicates module features
usb 2	IF6	USB2	🖗 Operating mode	POWERLINK V2	
Ĺ Ja	IF6.5		MTU size	300	
- Jo	KB1		Baud rate	100 MBit half duplex	
- Ja	DS1		POWERLINK parameters		
- 🛷 5PC600		CPU Intel F	Activate POWERLINK communication	on	
- 14	SS1		Device name	<interfaceaddress></interfaceaddress>	
	SK CHI HA		Cycle time [us]	1000	
	Open POWERLINK		Multiplexing prescale	8	
goal_port_	Open I/O Mapping		🌳 Mode	managing node	
	Open I/O Configuration		🖶 🖆 🚰 Advanced		
	Open IF1 POWERLINK	/O Mapping	🖕 🚰 1/O-Bus parameters		
(Open IF1 POWERLINK	Configuration	🚺 🗄 – 🚰 Broadcast channels		
	Open Profiler		🛑 🕂 🚰 Ethernet parameters		
	Open Logger		🗄 🎽 INA parameters		
	Open SafeDESIGNER				
d			-		
	Insert				
🖢 Logical View 🛛 🛷 Confi	Delete				
Jtput	Go To Master				→ ₫ 3
Transferring iomap ok	Freeze				
Carried out a service resta	Unfreeze				
	Upgrade				
	Enable				
	Disable				
	Properties				
83			-		

Figure 4-3: Configuration of the cycle time

The displaying and editing of the POWERLINK configuration, e.g. cycle time, is done by right klick the PCI POWERLINK V1,V2 Hub and select Open IF1 POWERLINK configuration.

The displaying and editing of the device I/O configuration, e.g. response time, is done by right klick the *goal_port_epl_cn1* and select *Open I/O Configuration*. The response time has to be at least 100µs in the current version.



			2 12 1 1 4 🐟 🗢 🔍 🥥 💂		
cal View		▼ ₽ ×	5U1.5L1 [POWERLINK] 🛛 🔠 SU1.SL1.IF1.ST1 [I/O Co	onfiguration] ×	
odel no.	Slot Versio	r Description	7		
3 PLC1	0111 0.0	4 DCC20 C	ne	Value	Description
E-00 5PC600.S×01-00	SU1 2.0. IF5	APC620 Sy USB1	SL1.IF1.ST1		FBE.00000034_goal_port_epl
	IF5.9	0361	🖶 🚰 General		
⊡•⇔ USB 2	IF6	USB2	🕂 🥂 Powerlink parameters		
L	IF6.5		🖕 📲 Channels		Objects for cyclic transmission
- 10	KB1		🖶 🖶 🚰 ARR_BOOL_I3001 ARRAY[0x19]		
- 14	DS1		🖶 🖷 🚰 ARR_18_13002 ARRAY[0x19]		
- \$PC600.X855-	(AR 2.0.	CPU Intel F	🖶 🗠 🌁 ARR_116_13003 ARRAY[0x19]		
- la	SS1		🖶 🗠 🌁 ARR_132_13004 ARRAY[0x19]		
E States of	SK		🖶 🖷 ARR_U8_13005 ARRAY[0x19]		
- 🗗 5LS182.6-1	SL1 1.2. SL2	PCI POWE	🖶 🖷 🚰 ARR_U16_I3006 ARRAY[0x19]		
goal_port_epl_cr			🖕 – 🚰 ARR_U32_I3007 ARRAY[0x19]		
	Open I/O Mapping				
<u> </u>	Open I/O Configu	ration	🛛 🔤 🚽 🖗 Cyclic transmission	Read and Write	
	Open Profiler		🛶 🖗 Datatype	NDINT	UNSIGNED32
	Open Logger		🛶 📦 Init value	16#12345678	Set at bootup (clear to preserve value on device
	Open SafeDESIGN	ER	👜 🎦 Sub2_13007_S02		
	Insert		🟚 🖷 Sub3_13007_S03		
	Delete	F	🖶 🚈 🎦 Sub4_13007_S04		
		Ľ	🗄 🖶 🚰 Sub5_13007_S05		
ogical View 🛛 🍪 Configurati	Go To Master				1
ut	Freeze				*
ing files for Smart Edit Suppo	Unfreeze	E			
ing finished	Upgrade				
1200	Enable				
	Disable				
	Properties				

Figure 4-4: Setup cyclic data

Figure 4-4, shows the configuration of an unsigned 32-Bit value for cyclic transmission.

- 1) Open the I/O Configuration tab by right klick *goal_port_epl_cn1* and selecting the corresponding menu entry.
- 2) Select a type channel and its sub index.
- 3) Change its cyclic transmission value to Read and Write

The project is built by selecting

 $\textbf{Project} \rightarrow \textbf{Rebuild Configuration}$

If there are errors about an invalid parameter value, select Project \rightarrow Build

Afterwards, the Automation Studio asks about to transfer the project to the PLC. Answer with *Transfer* and confirm the next window with *Okay*. Wait until Automation Studio confirms the download.

				dio ¥ 3.0.90.21 5P03 # 4:5 403						B ×
File Edit View Inse	rt Open Proje	ect Debug	g Source Co	ntrol Online Tools Window	Help					
i 🛅 🔄 🍋 🔛 🕼 🔰		AX		🚰 🖕 i 🖾 🛗 🖼 🛼 i 😡	📲 😃 🍦					
		• 🖘	66 66 6		00					
					0 0 0) 91 (I D I	1 😼 🔂	番	*	
Physical View			→ # ×	10 Mag						*
Model no.	Slot	Version	Description	<i>a</i> a						
Ett PLC1				Channel Name	Data Type	Physical Value	Force	Force Value	Task Class	TE
□ 🖓 🖓 🖓 🖓	(01-00 SU1 IF5	2.0.	APC620 Sy USB1	* ModuleOk	BOOL	TRUE		FALSE		
	IF5 IF5.9		USBI							
i 🔁 🚓 ÜSB 2	IF6		USB2	+ Sub1_I3007_S01In Sub1_I3007_S01Out	UDINT	123 123		0		
L	IF6.5 KB1				UDINT	123		123		
- 10	DS1									
	IX855-(AR	2.0.	CPU Intel F							
- 19 - La	SS1 SK									
- 5LS182	.6-1 SL1	1.2.	PCI POWE							
	SL2									
	Open I/O Mappi									
-		Jaracion	-							
Open Profiler Open Logger										
	Open SafeDESI	GNER.								
	Insert ,									
🔒 Logical View 🛛 🍪 Con	Delete			•						•
Output	Go To Master								-	- # ×
* Transferring iomap ok	Freeze									
* Carried out a service res	Unfreeze									
2	Upgrade									
	Enable									
	Disable Properties									
_	Properties		1							
	10									-
	Console 🔊 Find	in Files	28 J	Breakpoir 🖁 🐨 Breakpoir	No. No.					
For Help, press F1				tcpip/RT=1000 /DAIP=192.168.33	.91 /REPO=11159	ANSL=1 SPC600.5	(01-00 D3.0	9 SERV	Ln:4, Col:4	

Figure 4-5: Show cyclic data

To show and force the cyclic data in online mode, select the *I/O Mapping* entry on the *goal_port_epl_cn1* right-klick menu. Open the I/O Mapping by monitor tab by

View \rightarrow Monitor

and choose a Force Value. Enable the Value by putting the tick on Force.



5. Revision History

Revision History

Version	F	Process	Ch	eck	Rele	ease
	Date	Name	Date	Name	Date Nar	
1.0	2017-07-31	Marcus Züche				
Initial documen	ıt	<u> </u>				
1.1	2017-08-07	Marcus Züche				
Review by Rene	esas	·				
1.2	2017-12-15	Marcus Züche				
Add descriptior Minor updates	i for autostart t	the CA7 application		1		
1.3	2018-05-28	Martin Herberg				
Add descriptior Minor Updates		e project variants and	d all RZ/N1 deriv	atives.		
1.4	2018-07-04	Martin Ehlert				
Added interface	e usb0 as parar	neter to start comma	and in chapter 3	.5.4.1		
1.5	2018-09-24	Marcus Züche				
Added RZ/N1S Added RZ/N1L Summary hard	CTC variant. ware initializati					
Minor text upda						
Minor text upda	2019-01-07	Marcus Züche				
1.6 Expand descrip	tion of RZ/N1L tion of RZ/N1S- n. ions.	Marcus Züche SPI configuration. -EB configuration.				
1.6 Expand descrip Expand descrip Add GCC versio Add board vers	tion of RZ/N1L tion of RZ/N1S- n. ions.	SPI configuration.				
1.6 Expand descrip Expand descrip Add GCC versio Add board vers Update boot co 1.7	tion of RZ/N1L tion of RZ/N1S- ions. pmmands. 2019-01-23 ption for settin	SPI configuration. -EB configuration. Martin Ehlert				



Renesas Electronics Corporation

Sales Offices

Refer to "http://www.renesas.com/" for the latest and detailed information.

www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C. Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

RZ/N1 Group



Renesas Electronics Corporation