

## RX71M Group

### Initial Settings Example

---

#### Introduction

This application note describes the settings that must be made after a reset of a RX71M Group microcontroller, including clock settings, disabling of peripheral functions still running after a reset, and nonexistent port settings.

#### Target Device

- RX71M Group 177- and 176-pin versions, ROM capacity: 2 MB to 4 MB
- RX71M Group 145- and 144-pin versions, ROM capacity: 2 MB to 4 MB
- RX71M Group 100-pin version, ROM capacity: 2 MB to 4 MB

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

## Contents

1.	Specifications .....	3
1.1	Disabling Peripheral Functions Still Running After a Reset.....	3
1.2	Nonexistent Port Settings .....	3
1.3	Clock Settings.....	4
1.3.1	Overview .....	4
1.3.2	Clock Specifications Assumed in Sample Code .....	4
1.3.3	Clock Selection.....	5
2.	Operation Confirmation Conditions.....	6
3.	Software .....	7
3.1	Disabling Peripheral Functions Still Running After a Reset.....	7
3.2	Nonexistent Port Settings .....	8
3.2.1	Processing Overview.....	8
3.2.2	Pin Count Setting .....	8
3.3	Clock Settings.....	9
3.3.1	Clock Setting Procedure .....	9
3.4	Section Configuration.....	10
3.5	File Composition .....	10
3.6	Option-Setting Memory .....	10
3.7	Constants.....	11
3.8	Functions .....	16
3.9	Function Specifications.....	17
3.10	Flowcharts.....	20
3.10.1	Main Processing.....	20
3.10.2	Disable Peripheral Functions Still Running After a Reset.....	20
3.10.3	Initial Nonexistent Port Settings .....	21
3.10.4	Initial Clock Settings.....	22
3.10.5	Main Clock Oscillation Enable.....	24
3.10.6	PLL Clock Oscillation Enable.....	24
3.10.7	HOCO Clock Oscillation Enable.....	25
3.10.8	Sub-clock Oscillation Enable.....	26
3.10.9	Sub-clock Disable.....	28
3.10.10	Software Wait Cycles Using CMT0.....	29
4.	Importing a Project .....	30
4.1	Importing a Project into the e <sup>2</sup> studio.....	30
4.2	Importing a Project into CS+ .....	31
5.	Sample Code.....	32
6.	Reference Documents.....	32
	Revision History.....	33

## 1. Specifications

The sample code makes settings to disable peripheral functions still running after a reset, nonexistent port settings, and clock settings. The description in this application note applies to the processing that occurs following power-on (cold start).

### 1.1 Disabling Peripheral Functions Still Running After a Reset

Some peripheral functions start operating immediately after power-on, and some have the module stop function disabled. The processing covered under this item disables the following functions:

EXDMAC, DMAC, DTC, standby RAM, ECCRAM, and RAM0

Note that the above processing is not performed by the sample code. As necessary, overwrite the corresponding constants to execute the processing.

### 1.2 Nonexistent Port Settings

On products with pin counts under 176 pins, it is necessary to set the pins for ports that exist on 176-pin products but not on the target device to the output mode. On 176-pin products the bits for ports 54 to 56 should be set to output, while on 100-pin products the bits for port 56 should be set to output. The sample code contains initial setting values suitable for 176-pin products. Overwrite the constants as necessary to accommodate the actual target device.

## 1.3 Clock Settings

### 1.3.1 Overview

The procedure for making clock settings is as follows:

1. Sub-clock settings
2. Main clock settings
3. HOCO clock settings
4. PLL clock settings
5. System clock switching

By making changes to the constants defined in `r_init_clock.h`, the sample code described in this application note can be used to change the various clock settings.

The sample code sets the PLL clock as the system clock and does not use a sub-clock. Overwrite the constants as necessary to match the clocks you wish to use.

### 1.3.2 Clock Specifications Assumed in Sample Code

Table 1.1 lists the clock specifications assumed in sample code.

**Table 1.1 Clock Specifications Assumed in Sample Code**

Clock	Oscillation Frequency	Oscillation Stabilization Time	Remarks
Main clock oscillator	24 MHz	4.2 ms*2	Crystal
Sub-clock oscillator	32.768 kHz*1	1.3 s*2	For low clock
PLL clock	240 MHz (main clock ×1/1 ×10)	—*3	
HOCO clock	20 MHz*1	—*3	

Notes: 1. Oscillation disabled by the sample code.

2. The oscillator's stabilization time will differ due to factors such as the wiring pattern and oscillation constant of the system. To obtain the oscillation stabilization time, request an evaluation by the oscillator manufacturer of the system in which the oscillator will be used.

3. See Electrical Characteristics in User's Manual: Hardware.

### 1.3.3 Clock Selection

By making changes to the constants defined in `r_init_clock.h`, the sample code described in this application note can be used to select settings such as the clock source of the system clock and whether each clock is oscillating or stopped. To determine which constants can be changed, see the listing of (user changeable) constants used by the sample code in tables 3.6 and 3.7.

Table 1.2 lists clock selection examples. The sample code sets the PLL clock as the system clock and does not use a sub-clock (No. 1).

**Table 1.2 Clock Selection Examples**

No.	1	2	3	4	5	6
System clock	PLL	PLL	HOCO	HOCO	Main clock	Main clock
PLL clock	Oscillating	Oscillating	Stopped	Stopped	Stopped	Stopped
Main clock	Oscillating	Oscillating	Stopped	Stopped	Oscillating	Oscillating
HOCO clock	Stopped	Stopped	Oscillating	Oscillating	Stopped	Stopped
Sub-clock	Stopped	Oscillating (using RTC)	Stopped	Oscillating (using RTC)	Stopped	Oscillating (using RTC)
Operating mode	High-speed operating mode	High-speed operating mode	High-speed operating mode	High-speed operating mode	Low-speed operating mode 1	Low-speed operating mode 1
Memory wait cycles*1	1 wait cycle	1 wait cycle	0 wait cycles	0 wait cycles	0 wait cycles	0 wait cycles
Constants						
SEL_SYSCLK	CLK_PLL	CLK_PLL	CLK_HOCO	CLK_HOCO	CLK_MAIN	CLK_MAIN
SEL_PLL	B_USE	B_USE	B_NOT_USE	B_NOT_USE	B_NOT_USE	B_NOT_USE
SEL_MAIN	B_USE	B_USE	B_NOT_USE	B_NOT_USE	B_USE	B_USE
SEL_HOCO	B_NOT_USE	B_NOT_USE	B_USE	B_USE	B_NOT_USE	B_NOT_USE
SEL_SUB*2	B_NOT_USE	B_NOT_USE	B_NOT_USE	B_NOT_USE	B_NOT_USE	B_NOT_USE
SEL_RTC*2	B_NOT_USE	B_USE	B_NOT_USE	B_USE	B_NOT_USE	B_USE
REG_OPCCR	OPCM_HIGH	OPCM_HIGH	OPCM_HIGH	OPCM_HIGH	OPCM_LOW_1	OPCM_LOW_1

Notes: 1. Do not clear the MEMWAIT bit to 0 if the ICLK frequency is 120 MHz or higher. Do not set the MEMWAIT bit to 1 when the operating power control mode is low-speed operating mode 2.

2. Set SEL\_SUB to B\_USE (use) when the sub-clock is used as the system clock, and set SEL\_RTC to B\_USE when the sub-clock is used as the RTC count source. The sub-clock oscillates when either SEL\_SUB or SEL\_RTC, or both of them, are set to B\_USE.

## 2. Operation Confirmation Conditions

The operation of the sample code referenced in this application note (Nos. 1 to 6 in table 1.2) has been confirmed under the following conditions.

**Table 2.1 Operation Confirmation Conditions**

Item	Contents	
MCU used	R5F571MLCDFC (RX71M Group)	
Operating frequency	PLL clock selected as system clock (Nos. 1 and 2 in table 1.2)	Main clock: 24 MHz PLL: 240 MHz (main clock $\times 1/1 \times 10$ ) System clock (ICLK): 240 MHz (PLL $\times 1/1$ ) Peripheral module clock A (PCLKA): 120 MHz (PLL $\times 1/2$ ) Peripheral module clocks B to D (PCLKB to PCLKD): 60 MHz (PLL $\times 1/4$ ) Flash interface clock (FCLK): 60 MHz (PLL $\times 1/4$ ) External bus clock (BCLK): 60 MHz (PLL $\times 1/4$ )
	HOCO clock selected as system clock (Nos. 3 and 4 in table 1.2)	HOCO: 20 MHz System clock (ICLK): 20 MHz (HOCO $\times 1/1$ ) Peripheral module clock A (PCLKA): 20 MHz (HOCO $\times 1/1$ ) Peripheral module clock B to D (PCLKB to PCLKD): 10 MHz (HOCO $\times 1/2$ ) Flash interface clock (FCLK): 10 MHz (HOCO $\times 1/2$ ) External bus clock (BCLK): 10 MHz (HOCO $\times 1/2$ )
	Main clock selected as system clock (Nos. 5 and 6 in table 1.2)	Main clock: 24MHz System clock (ICLK): 750 kHz (main clock $\times 1/32$ ) Peripheral module clock A (PCLKA): 750 kHz (main clock $\times 1/32$ ) Peripheral module clock B to D (PCLKB to PCLKD): 750 kHz (main clock $\times 1/32$ ) Flash interface clock (FCLK): 750 kHz (main clock $\times 1/32$ ) External bus clock (BCLK): 750 kHz (main clock $\times 1/32$ )
Operating voltage	3.3 V	
Integrated development environment	Renesas Electronics e <sup>2</sup> studio Version: 2021-01	
C compiler	Renesas Electronics C/C++ Compiler Package for RX Family V3.02 Compiler option The integrated development environment default settings are used.	
iodefine.h version	V 1.0A	
Endian	Little endian or big endian	
Operating mode	Single-chip mode	
Processor mode	Supervisor mode	
Sample code version	Version 1.02	
Board used	Renesas Starter Kit+ for RX71M (Product No. R0K50571MSxxxBE)	

### 3. Software

After disabling peripheral functions still running after a reset and making nonexistent port settings, the sample code makes clock settings.

#### 3.1 Disabling Peripheral Functions Still Running After a Reset

The sample code disables peripheral functions still running after a reset.

Only the peripheral modules listed below are not in the module stop state after a reset is canceled. To transition a module to the module stop state, set the corresponding module stop bit to 1 (transition to module stop state). Putting modules into the module stop state can reduce the power consumption of the device.

In the sample code the value of the constant `MSTP_STATE_<target module name>` is 0 (`MODULE_STOP_DISABLE`), so the target module does not transition to the module stop state. To transition one or more modules to the module stop state on the target system, set the corresponding constant(s) to 1 (`MODULE_STOP_ENABLE`) in `r_init_stop_module.h`.

Table 3.1 lists the peripheral modules that are not in the module stop state after a reset.

**Table 3.1 Peripheral Modules Not in Module Stop State After a Reset**

Peripheral Module	Module Stop Setting Bit	Value After Reset	Setting When Not Using Module
EXDMAC	MSTPCRA.MSTPA29 bit	0	1
DMAC/DTC	MSTPCRA.MSTPA28 bit	(module stop state canceled)	(transition to module stop state)
Standby RAM	MSTPCRC.MSTPC7 bit		
ECCRAM	MSTPCRC.MSTPC6 bit		
RAM0	MSTPCRC.MSTPC0 bit		

## 3.2 Nonexistent Port Settings

### 3.2.1 Processing Overview

The sample code sets the bits in the PDR registers corresponding to nonexistent ports to 1 (output). When writing in byte units to PDR or PODR registers containing nonexistent ports after this function has been called, set the direction control bits corresponding to the nonexistent ports to 1 and the port output data storage bits corresponding to the nonexistent ports to 0.

Table 3.2 lists the nonexistent ports.

**Table 3.2 Nonexistent Ports**

Port Symbol	177- and 176-Pin Products	Pins	145- and 144-Pin Products	Pins	100-Pin Products	Pins
PORT0	—	—	—	—	P00 to P03	4
PORT1	—	—	P10, P11	2	P10, P11	2
PORT2	—	—	—	—	—	—
PORT3	—	—	—	—	—	—
PORT4	—	—	—	—	—	—
PORT5	P54 to P56	3	—	—	P56	1
PORT6	—	—	—	—	P60 to P67	8
PORT7	—	—	—	—	P70 to P77	8
PORT8	—	—	—	—	P80 to P83, P86, P87	6
PORT9	—	—	P94 to P97	4	P90 to P97	8
PORTA	—	—	—	—	—	—
PORTB	—	—	—	—	—	—
PORTC	—	—	—	—	—	—
PORTD	—	—	—	—	—	—
PORTE	—	—	—	—	—	—
PORTF	—	—	PF0 to PF4	5	PF0 to PF5	6
PORTG	—	—	PG0 to PG7	8	PG0 to PG7	8
PORTJ	—	—	—	—	PJ5	1

### 3.2.2 Pin Count Setting

The setting in the sample code (`PIN_SIZE=176`) is for 176-pin products. The other pin counts supported by this application note are 177, 145, 144, and 100. If the pin count of the target device is other than 176, change the value of `PIN_SIZE` in `r_init_port_initialize.h` to match the target device.

### 3.3 Clock Settings

#### 3.3.1 Clock Setting Procedure

Table 3.3 lists the steps in the clock setting procedure, the processing performed in each step, and the default settings of the sample code. Using the default settings, the sample code sets the PLL clock as the main clock and turns off the HOCO and sub-clock.

**Table 3.3 Clock Setting Procedure**

Step	Processing	Details of Processing		Sample Code Settings
1	Sub-clock setting* <sup>2</sup>	Not used	Initializes the sub-clock control circuit.	The sub-clock is not used.
		Used	Initializes the sub-clock control circuit, sets the drive capacity, and sets in SOSCWTCR the waiting time until output of the sub-clock to the internal clock starts; then starts oscillation by the sub-clock. After this, waits for the clock oscillation stabilization waiting time* <sup>1</sup> .	
2	Main clock setting* <sup>2</sup>	Not used	This setting is unnecessary.	The main clock is used.
		Used	Sets the main clock drive capacity and sets in MOSCWTCR the waiting time until output of the main clock to the internal clocks starts, then starts oscillation by the main clock. After this, waits for the clock oscillation stabilization waiting time* <sup>1</sup> .	
3	HOCO clock setting* <sup>2</sup>	Not used	Turns off the HOCO power supply.	The HOCO clock is not used.
		Used	Sets the HOCO frequency, then starts oscillation by the HOCO clock. After this, waits for the clock oscillation stabilization waiting time* <sup>1</sup> .	
4	PLL clock setting* <sup>2</sup>	Not used	Stops the PLL.	The PLL clock is used.
		Used	Sets the PLL input division ratio and frequency multiplication factor, then starts oscillation by the PLL clock. After this, waits for the clock oscillation stabilization waiting time* <sup>1</sup> .	
5	Operating power control mode setting	Sets the operating power control mode according to the operating frequency and operating voltage used.		High-speed operating mode is selected.
6	Clock division ratio settings	Changes the clock division ratios.		<ul style="list-style-type: none"> <li>• ICLK: ×1/1</li> <li>• PCLKA: ×1/2</li> <li>• PCLKB to PCLKD, BCLK, and FCLK: ×1/4</li> <li>• BCLK: Output stopped</li> </ul>
7	System clock switching	Switches according to the system used.		Switches to PLL clock.

Notes: 1. Confirms that the appropriate bit in the oscillation stabilization flag register (OSCOVFSR) is set to 1.

2. Change the values of the constants in `r_init_clock.h` as necessary to match the selection of the clocks you wish to use or not use.

### 3.4 Section Configuration

Table 3.4 lists the information of the Section Changed in the Sample Code.

To add, change, or delete sections, refer to the latest version of the RX Family CC-RX Compiler User's Manual.

**Table 3.4 Information of the Section Changed in the Sample Code**

Section Name	Change	Address	Description
End_of_RAM	Add	0007 FFFCh	End address of the on-chip RAM
End_of_ECCRAM	Add	00FF FFFCh	End address of the ECCRAM

### 3.5 File Composition

Table 3.5 lists the files used in the sample code. Files generated by the integrated development environment are not included in this table.

**Table 3.5 Files Used in the Sample Code**

File Name	Outline	Remarks
main.c	Main processing routine	
r_init_stop_module.c	Disable peripheral functions still running after a reset	
r_init_stop_module.h	Header file of r_init_stop_module.c	
r_init_port_initialize.c	Initial nonexistent port settings	
r_init_port_initialize.h	Header file of r_init_port_initialize.c	
r_init_clock.c	Initial clock settings	
r_init_clock.h	Header file of r_init_clock.c	

### 3.6 Option-Setting Memory

Table 3.6 lists the option-setting memory configured in the sample code. When necessary, set a value suited to the user system.

**Table 3.6 Option-Setting Memory Configured in the Sample Code**

Symbol	Address	Setting Value	Contents
OFS0	0012 006B to 0012 0068h	FFFF FFFFh	IWDT stopped after a reset WDT stopped after a reset
OFS1	0012 006Fh to 0012 006Ch	FFFF FFFFh	Voltage monitor 0 reset disabled after a reset HOCO oscillation disabled after a reset
MDE	0012 0067h to 0012 0064h	FFFF FFFFh	Little endian

### 3.7 Constants

Tables 3.7 and 3.8 list the (user changeable) constants used by the sample code, table 3.9 lists the (non user changeable) constants, and tables 3.10 to 3.12 list the constants specific to each package.

**Table 3.7 Constants (User Changeable) Used by Sample Code (1/2)**

Constant Name	Setting Value	Contents
SEL_MAIN* <sup>1</sup>	B_USE	Main clock enable/disable selection B_USE: Used (main clock enabled) B_NOT_USE: Not used (main clock disabled)
MAIN_CLOCK_HZ* <sup>1</sup>	24,000,000 L	Main clock oscillator frequency (Hz)
REG_MOFCR* <sup>1</sup>	00h	Main clock oscillator drive capacity setting (setting value of MOFCR register)
REG_MOSCWTCR* <sup>1</sup>	53h	Setting value of main clock wait control register
SEL_SUB* <sup>1</sup> * <sup>2</sup>	B_NOT_USE	Sub-clock usage selection (used as system clock) B_USE: Used B_NOT_USE: Not used
SEL_RTC* <sup>1</sup> * <sup>2</sup>	B_NOT_USE	Sub-clock usage selection (used as RTC count source) B_USE: Used B_NOT_USE: Not used
SUB_CLOCK_HZ* <sup>1</sup>	32,768 L	Sub-clock oscillator frequency (Hz)
REG_SOSCWTCR* <sup>1</sup>	21h	Setting value of sub-clock wait control register
REG_RCR3* <sup>1</sup>	CL_LOW	Sub-clock oscillator drive capacity selection CL_STD: Drive capacity for standard clock CL_LOW: Drive capacity for low clock
SEL_PLL* <sup>1</sup>	B_USE	PLL clock enable/disable selection B_USE: Used (PLL clock enabled) B_NOT_USE: Not used (PLL clock disabled)
REG_PLLCR* <sup>1</sup>	1300h	PLL input division ratio and frequency multiplication factor settings (setting value of PLLCR register)

Notes: 1. Change the settings values in r\_init\_clock.h to match the target system.

2. The sub-clock oscillates when either SEL\_SUB or SEL\_RTC, or both of them, are set to B\_USE (use).

**Table 3.8 Constants (User Changeable) Used by Sample Code (2/2)**

Constant Name	Setting Value	Contents
SEL_HOCO* <sup>1</sup>	B_NOT_USE	HOCO clock enable/disable selection B_USE: Used (HOCO clock enabled) B_NOT_USE: Not used (HOCO clock disabled)
REG_HOCOFR2* <sup>1</sup>	FREQ_20MHZ	HOCO clock frequency selection FREQ_16 MHZ: 16 MHz FREQ_18 MHZ: 18 MHz FREQ_20 MHZ: 20 MHz
SEL_SYSCLK* <sup>1</sup>	CLK_PLL	System clock clock source selection CLK_PLL: PLL CLK_HOCO: HOCO CLK_MAIN: main clock CLK_SUB: sub-clock
REG_OPCCR* <sup>1</sup>	OPCM_HIGH	Operating power control mode selection* <sup>6</sup> OPCM_HIGH: High-speed operating mode OPCM_LOW_1: Low-speed operating mode 1* <sup>4</sup> OPCM_LOW_2: Low-speed operating mode 2* <sup>5</sup>
MSTP_STATE_EXDMAC* <sup>2</sup>	MODULE_STOP_DISABLE	EXDMAC module stop state selection MODULE_STOP_DISABLE: Disable module stop MODULE_STOP_ENABLE: Transition to module stop
MSTP_STATE_DMADTC* <sup>2</sup>	MODULE_STOP_DISABLE	DMAC and DTC module stop state selection MODULE_STOP_DISABLE: Disable module stop MODULE_STOP_ENABLE: Transition to module stop
MSTP_STATE_STBYRAM* <sup>2</sup>	MODULE_STOP_DISABLE	Standby RAM module stop state selection MODULE_STOP_DISABLE: Operating MODULE_STOP_ENABLE: Stopped
MSTP_STATE_ECCRAM* <sup>2</sup>	MODULE_STOP_DISABLE	ECCRAM module stop state selection MODULE_STOP_DISABLE: Operating MODULE_STOP_ENABLE: Stopped
MSTP_STATE_RAM0* <sup>2</sup>	MODULE_STOP_DISABLE	RAM0 module stop state selection MODULE_STOP_DISABLE: Operating MODULE_STOP_ENABLE: Stopped
PIN_SIZE* <sup>3</sup>	176	Pin count of target device
REG_MEMWAIT* <sup>7</sup>	MEMWAIT_1WAIT	Memory wait cycle selection MEMWAIT_0WAIT: 0 wait cycles MEMWAIT_1WAIT: 1 wait cycle

- Notes: 1. Change the settings values in `r_init_clock.h` to match the target system.  
2. Change the settings values in `r_init_stop_module.h` to match the target system.  
3. Change the settings values in `r_init_port_initialize.h` to match the target system.  
4. It is not possible to select low-speed operating mode 1 when the PLL clock is set to oscillate.  
5. It is not possible to select low-speed operating mode 2 when the PLL clock or HOCO is set to oscillate.  
6. The operating frequency range and operating voltage range differ depending on the operating mode. For details, see RX71M Group User's Manual: Hardware.  
7. Do not select the 0 wait cycles setting when the ICLK frequency is 120 MHz or above. Do not select the 1 wait cycle setting when the operating power control state is low-speed operating mode 2.

**Table 3.9 Constants (Non User Changeable) Used by Sample Code**

Constant Name	Setting Value	Contents
B_NOT_USE	0	Not used
B_USE	1	Used
CL_LOW	02h	Sub-clock: Drive capacity for low clock
CL_STD	0Ch	Sub-clock: Drive capacity for standard clock
FREQ_16MHZ	00h	HOCO frequency: 16 MHz
FREQ_18MHZ	01h	HOCO frequency: 18 MHz
FREQ_20MHZ	02h	HOCO frequency: 20 MHz
CLK_PLL	0400h	Clock source: PLL
CLK_HOCO	0100h	Clock source: HOCO
CLK_SUB	0300h	Clock source: Sub-clock
CLK_MAIN	0200h	Clock source: Main clock
MEMWAIT_0WAIT	0	Memory wait cycles: 0 wait cycles
MEMWAIT_1WAIT	1	Memory wait cycles: 1 wait cycle
REG_SCKCR*1	20C2 1222h (PLL selected) 10C1 0111h (HOCO selected) 55C5 5555h (other than the above)	Internal clock division ratio and BCLK/SDCLK pin output control settings (setting value of PLLCR register)
OPCM_HIGH	00h	Operating power control mode: High-speed operating mode
OPCM_LOW_1	06h	Operating power control mode: Low-speed operating mode 1
OPCM_LOW_2	07h	Operating power control mode: Low-speed operating mode 2
SUB_CLOCK_CYCLE	(1,000,000,000L / SUB_CLOCK_HZ)	Sub-clock cycle (ns)
FOR_CMT0_TIME	121212L	Count cycle (ns) of timer for RTC software wait cycles (CMT0) = 1/LOCO (264 kHz) ×32 (LOCO = 264 kHz (max.), PCLKB ×1/32)
MODULE_STOP_ENABLE	1	Transition to module stop state
MODULE_STOP_DISABLE	0	Cancel module stop state

Notes: 1. The setting value differs depending on the selected system clock clock source.

**Table 3.10 Constants for 177- and 176-Pin Products (PIN\_SIZE=177 or PIN\_SIZE=176)**

Constant Name	Setting Value	Contents
DEF_P0PDR	0x00	Port P0 direction register setting value
DEF_P1PDR	0x00	Port P1 direction register setting value
DEF_P2PDR	0x00	Port P2 direction register setting value
DEF_P3PDR	0x00	Port P3 direction register setting value
DEF_P4PDR	0x00	Port P4 direction register setting value
DEF_P5PDR	0x70	Port P5 direction register setting value
DEF_P6PDR	0x00	Port P6 direction register setting value
DEF_P7PDR	0x00	Port P7 direction register setting value
DEF_P8PDR	0x00	Port P8 direction register setting value
DEF_P9PDR	0x00	Port P9 direction register setting value
DEF_PAPDR	0x00	Port PA direction register setting value
DEF_PBPDR	0x00	Port PB direction register setting value
DEF_PCPDR	0x00	Port PC direction register setting value
DEF_PDPDR	0x00	Port PD direction register setting value
DEF_PEPDR	0x00	Port PE direction register setting value
DEF_PFPDR	0x00	Port PF direction register setting value
DEF_PGPDR	0x00	Port PG direction register setting value
DEF_PJPDR	0x00	Port PJ direction register setting value

**Table 3.11 Constants for 145- and 144-Pin Products (PIN\_SIZE=145 or PIN\_SIZE=144)**

Constant Name	Setting Value	Contents
DEF_P0PDR	0x00	Port P0 direction register setting value
DEF_P1PDR	0x03	Port P1 direction register setting value
DEF_P2PDR	0x00	Port P2 direction register setting value
DEF_P3PDR	0x00	Port P3 direction register setting value
DEF_P4PDR	0x00	Port P4 direction register setting value
DEF_P5PDR	0x00	Port P5 direction register setting value
DEF_P6PDR	0x00	Port P6 direction register setting value
DEF_P7PDR	0x00	Port P7 direction register setting value
DEF_P8PDR	0x00	Port P8 direction register setting value
DEF_P9PDR	0xF0	Port P9 direction register setting value
DEF_PAPDR	0x00	Port PA direction register setting value
DEF_PBPDR	0x00	Port PB direction register setting value
DEF_PCPDR	0x00	Port PC direction register setting value
DEF_PDPDR	0x00	Port PD direction register setting value
DEF_PEPDR	0x00	Port PE direction register setting value
DEF_PFPDR	0x1F	Port PF direction register setting value
DEF_PGPDR	0xFF	Port PG direction register setting value
DEF_PJPDR	0x00	Port PJ direction register setting value

**Table 3.12 Constants for 100-Pin Products (PIN\_SIZE=100)**

Constant Name	Setting Value	Contents
DEF_P0PDR	0x0F	Port P0 direction register setting value
DEF_P1PDR	0x03	Port P1 direction register setting value
DEF_P2PDR	0x00	Port P2 direction register setting value
DEF_P3PDR	0x00	Port P3 direction register setting value
DEF_P4PDR	0x00	Port P4 direction register setting value
DEF_P5PDR	0x40	Port P5 direction register setting value
DEF_P6PDR	0xFF	Port P6 direction register setting value
DEF_P7PDR	0xFF	Port P7 direction register setting value
DEF_P8PDR	0xCF	Port P8 direction register setting value
DEF_P9PDR	0xFF	Port P9 direction register setting value
DEF_PAPDR	0x00	Port PA direction register setting value
DEF_PBPDR	0x00	Port PB direction register setting value
DEF_PCPDR	0x00	Port PC direction register setting value
DEF_PDPDR	0x00	Port PD direction register setting value
DEF_PEPDR	0x00	Port PE direction register setting value
DEF_PFPDR	0x3F	Port PF direction register setting value
DEF_PGPDR	0xFF	Port PG direction register setting value
DEF_PJPDR	0x20	Port PJ direction register setting value

### 3.8 Functions

Table 3.13 lists the functions.

**Table 3.13 Functions**

Function Name	Outline
Main	Main processing routine
R_INIT_StopModule	Disable peripheral functions still running after a reset
R_INIT_Port_Initialize	Initial nonexistent port settings
R_INIT_Clock	Initial clock settings
CGC_oscillation_main	Main clock oscillation enable
CGC_oscillation_HOCO	HOCO clock oscillation enable
CGC_oscillation_PLL	PLL clock oscillation enable
CGC_oscillation_sub	Sub-clock oscillation enable
CGC_disable_subclk	Sub-clock disable
oscillation_subclk	Sub-clock oscillation enable
resetting_wtcr_subclk	Sub-clock wait control register resetting
init_RTC	Initialization RTC
cmt0_wait	Software wait cycles using CMT0

### 3.9 Function Specifications

The following tables list the sample code function specifications.

<b>Main</b>	
<b>Outline</b>	Main processing routine
<b>Header</b>	None
<b>Declaration</b>	void main(void)
<b>Description</b>	Calls the settings function for disabling peripheral functions still running after a reset, the initial nonexistent port settings function, and the initial clock settings function.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>R_INIT_StopModule</b>	
<b>Outline</b>	Disable peripheral functions still running after a reset
<b>Header</b>	r_init_stop_module.h
<b>Declaration</b>	void R_INIT_StopModule(void)
<b>Description</b>	Makes settings to transition to the module stop state.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>Remarks</b>	In the sample code, no transition to the module stop state occurs.
<b>R_INIT_Port_Initialize</b>	
<b>Outline</b>	Initial nonexistent port settings
<b>Header</b>	r_init_port_initialize.h
<b>Declaration</b>	void R_INIT_Port_Initialize(void)
<b>Description</b>	Makes initial settings to the port direction registers corresponding to the pins of nonexistent port.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>Remarks</b>	The setting in the sample code (PIN_SIZE=176) is for 176-pin products. When writing in byte units to PDR or PODR registers containing nonexistent ports after this function has been called, set the direction control bits corresponding to the nonexistent ports to 1 and the port output data storage bits corresponding to the nonexistent ports to 0.
<b>R_INIT_Clock</b>	
<b>Outline</b>	Initial clock settings
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void R_INIT_Clock(void)
<b>Description</b>	Makes initial clock settings and specifies the number of memory wait cycles.
<b>Arguments</b>	None
<b>Return Value</b>	None
<b>Remarks</b>	In the sample code processing is selected that sets the PLL clock as the system clock, specifies one memory wait cycle, and does not use a sub-clock.

---

**CGC\_oscillation\_main**

---

<b>Outline</b>	Main clock oscillation enable
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void CGC_oscillation_main (void)
<b>Description</b>	Sets the drive capacity of the main clock and sets the MOSCWTCR register, then starts oscillation of the main clock. After this, waits for the main clock oscillation stabilization waiting time.
<b>Arguments</b>	None
<b>Return Value</b>	None

---

**CGC\_oscillation\_HOCO**

---

<b>Outline</b>	HOCO clock oscillation enable
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void CGC_oscillation_HOCO (void)
<b>Description</b>	Sets the HOCO frequency, then starts oscillation of the HOCO. After this, waits for the HOCO oscillation stabilization waiting time.
<b>Arguments</b>	None
<b>Return Value</b>	None

---

**CGC\_oscillation\_PLL**

---

<b>Outline</b>	PLL clock oscillation enable
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void CGC_oscillation_PLL (void)
<b>Description</b>	Sets the PLL input division ratio and frequency multiplication factor, then starts oscillation of the PLL clock. After this, waits for the PLL clock oscillation stabilization waiting time.
<b>Arguments</b>	None
<b>Return Value</b>	None

---

**CGC\_oscillation\_sub**

---

<b>Outline</b>	Sub-clock oscillation enable
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void CGC_oscillation_sub (void)
<b>Description</b>	Makes settings for using the sub-clock as the system clock or as the RTC count source, or for both.
<b>Arguments</b>	None
<b>Return Value</b>	None

---

**CGC\_disable\_subclk**

---

<b>Outline</b>	Sub-clock disable
<b>Header</b>	r_init_clock.h
<b>Declaration</b>	void CGC_disable_subclk (void)
<b>Description</b>	Makes settings for when the sub-clock is not used as the system clock or as the RTC count source.
<b>Arguments</b>	None
<b>Return Value</b>	None

oscillation_subclk	
<b>Outline</b>	Sub-clock oscillation enable
<b>Header</b>	None
<b>Declaration</b>	static void oscillation_subclk (void)
<b>Description</b>	Makes settings to start sub-clock oscillation.
<b>Arguments</b>	None
<b>Return Value</b>	None
resetting_wtcr_subclk	
<b>Outline</b>	Sub-clock wait control register resetting
<b>Header</b>	None
<b>Declaration</b>	static void resetting_wtcr_subclk (void)
<b>Description</b>	Resets the wait control register when returning from software standby mode. In this case the wait control register is set to the minimum value.
<b>Arguments</b>	None
<b>Remarks</b>	
init_RTC	
<b>Outline</b>	Initialization RTC
<b>Header</b>	None
<b>Declaration</b>	static void init_RTC (void)
<b>Description</b>	Makes initial settings for the RTC (clock supply setting and RTC software reset).
<b>Arguments</b>	None
<b>Return Value</b>	None
cmt0_wait	
<b>Outline</b>	Software wait cycles using CMT
<b>Header</b>	None
<b>Declaration</b>	static void cmt0_wait (uint32_t cnt)
<b>Description</b>	Used when waiting before writing to the RTC register.
<b>Arguments</b>	uint32_t cnt                      Wait time $cnt = \text{Wait time (ns)} \div \text{FOR\_CMT0\_TIME}^{*1}$
<b>Return Value</b>	None
<b>Remarks</b>	Note 1. The duration of FOR_CMT0_TIME is calculated based on LOCO = 264 kHz (max.). The actual wait time will differ depending on the LOCO frequency.

### 3.10 Flowcharts

#### 3.10.1 Main Processing

Figure 3.1 shows the main processing.




Figure 3.1 Main Processing

#### 3.10.2 Disable Peripheral Functions Still Running After a Reset

Figure 3.2 is a flowchart of the processing for disabling of peripheral functions still running after a reset.




Figure 3.2 Disable Peripheral Functions Still Running After a Reset

### 3.10.3 Initial Nonexistent Port Settings

Figure 3.3 is a flowchart of the processing for making initial nonexistent port settings.





Figure 3.3 Initial Nonexistent Port Settings

**3.10.4 Initial Clock Settings**

Figures 3.4 and 3.5 are flowcharts of the processing for making initial clock settings (1/2) and (2/2).



**Figure 3.4 Initial Clock Settings (1/2)**




Figure 3.5 Initial Clock Settings (2/2)

### 3.10.5 Main Clock Oscillation Enable

Figure 3.6 is a flowchart of the processing for starting oscillation of the main clock.




Figure 3.6 Main Clock Oscillation Enable

### 3.10.6 PLL Clock Oscillation Enable

Figure 3.7 is a flowchart of the processing for starting oscillation of the PLL clock.





Figure 3.7 PLL Clock Oscillation Enable

### 3.10.7 HOCO Clock Oscillation Enable

Figure 3.8 is a flowchart of the processing for starting oscillation of the HOCO clock.



**Figure 3.8 HOCO Clock Oscillation Enable**

### 3.10.8 Sub-clock Oscillation Enable

Figures 3.9 and 3.10 are flowcharts of the processing for starting oscillation of the sub-clock.




Figure 3.9 Sub-clock Oscillation Enable (1/2)




Figure 3.10 Sub-clock Oscillation Enable (2/2)

### 3.10.9 Sub-clock Disable

Figure 3.11 is a flowchart of the processing for stopping the sub-clock.




Figure 3.11 Sub-clock Disable

### 3.10.10 Software Wait Cycles Using CMT0

Figure 3.12 is a flowchart of the processing for implementing a software wait using CMT0.




Figure 3.12 Software Wait Cycles Using CMT0

## 4. Importing a Project

The sample code is provided as the e<sup>2</sup> studio project. This section describes importing a project into the e<sup>2</sup> studio and CS+. After importing a project, confirm that the build settings and the debug settings are correct.

### 4.1 Importing a Project into the e<sup>2</sup> studio

Follow the steps below to import your project into the e<sup>2</sup> studio.  
(Windows/dialogs may differ depending on the e<sup>2</sup> studio version used.)




Figure 4.1 Importing a Project into the e<sup>2</sup> studio

### 4.2 Importing a Project into CS+

Follow the steps below to import your project into CS+. (Windows/dialogs may differ depending on the CS+ version used.)




Figure 4.2 Importing a Project into CS+

## 5. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

## 6. Reference Documents

User's Manual: Hardware

RX71M Group User's Manual: Hardware (R01UH0493)

(The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

User's Manual: Development Tools

RX Family CC-RX Compiler User's Manual (R20UT3248)

(The latest version can be downloaded from the Renesas Electronics website.)

## Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Jun. 29, 15	—	First edition issued
1.01	Oct 30, 19	—	The source file and the header file name for non-existent port changed.
		—	The function name for non-existent port changed.
		—	The function name for initialization RTC changed.
		4	Clock settings procedure in 1.3.1 Overview changed. Table 1.1 Clock Specifications Assumed in Sample Code changed.
		5	Table1.2 Clock Selection Examples changed.
		6	Table2.1 Operation Confirmation Conditions changed.
		9	Table 3.3 Clock Setting Procedure changed.
		10	Section Configuration added. Table 3.6 Option-Setting Memory Configured in the Sample Code changed.
		11	Table3.7 Constants (User Changeable) Used by Sample Code (1/2) changed.
		12	Table3.8 Constants (User Changeable) Used by Sample Code (2/2) changed.
		13	Table 3.9 Constants (Non User Changeable) Used by Sample Code changed.
		16	Table 3.10 Functions changed.
		18,19	Function Specifications CGC_oscillation_main, CGC_oscillation_HOCO, CGC_oscillation_PLL, init_RTC changed. Function Specifications cmt0_wait added.
		22	Figure 3.4 Initial Clock Settings (1/2) changed.
		23	Figure 3.5 Initial Clock Settings (2/2) changed.
		24	Figure 3.6 Main Clock Oscillation Enable changed.
		25	Figure 3.8 HOCO Clock Oscillation Enable changed.
		27	Figure 3.10 Sub-clock Oscillation Enable (2/2) changed. Figure 3.11 Sub-clock Disable changed.
		28	Figure 3.12 Software Wait Cycles Using CMT0 changed.
		29,30	Importing a Project added.

Rev.	Date	Description	
		Page	Summary
1.01	Oct 29, 19	Program	<ul style="list-style-type: none"> <li>● Changed the path of iodefne.h</li> <li>● Changed the the source file and the header file name for non-existent port From "r_init_non_existent_port.c" to "r_init_non_existent_port.c" From "r_init_non_existent_port.h" to "r_init_non_existent_port.h"</li> <li>● Changed the function name for non-existent port From "R_INIT_NonExistentPort" to "R_INIT_Port_Initialize"</li> <li>● Changed the function name for initialization RTC From "enable_RTC" to "init_RTC"</li> <li>● Changed the following macro definition name From "MAIN_CLOCK_Hz" to "MAIN_CLOCK_HZ" From "SUB_CLOCK_Hz" to "SUB_CLOCK_HZ" From "FREQ_16MHz" to "FREQ_16MHZ" From "FREQ_18MHz" to "FREQ_18MHZ" From "FREQ_20MHz" to "FREQ_20MHZ"</li> <li>● Changed the following variable name in cmt0_wait function From "backup_MSTP" to "backup_mstp" From "backup_PRCR" to "backup_prcr"</li> <li>● Changed the setting value of USB clock</li> <li>● Changed the initial setting of nonexistent port for PORTE</li> <li>● Bug fix of CGC_oscillation_sub function In the CGC_oscillation_sub function, the bug that current consumption increases when RTC is not used was corrected. In the program before correction, when the sub-clock is used and RTC is not used, RTC initialization may not be performed correctly and RTC may operate unintentionally.</li> <li>● Bug fix of CGC_disable_subclk function In the CGC_disable_subclk function, the bug that current consumption increases when RTC is not used was corrected. In the program before correction, when the sub-clock and RTC are not used, RT initialization may not be performed correctly and the RTC may operate unintentionally.</li> <li>● Changed HOCO clock and PLL clock processing procedures</li> <li>● Changed the setting of CMT0_CMCR register in cmt0_wait function</li> </ul>
1.02	Feb. 1. 21	6	Table 2.1 Integrated development environment, C compiler, iodefne.h and Sample code version, changed.
		27	Figure 3.10 Subclock Oscillation Enable (2/2), changed.
		33, 34	Fixed the format of the date of Revision History.
		program	Technical update TN-RX*-A236B/E, supported.

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan

[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

[www.renesas.com/contact/](http://www.renesas.com/contact/).