

APPLICATION NOTE

RX210, RX21A, and RX220 Groups

Clock Synchronous SCIc Communication Using DMACA

R01AN1200EJ0101 Rev. 1.01 July 1, 2014

Abstract

This application note describes how to perform clock synchronous communication using the serial communications interface (SCI) with the DMA controller (DMAC) in the RX210, RX21A, and RX220 Groups.

Products

RX210, RX21A, and RX220 Groups

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.



RX210, RX21A, and RX220 Groups Clock Synchronous SCIc Communication Using DMACA

Contents

1	Specifications		. 3
2	2 Operation Confirma	ation Conditions	. 4
3	Reference Applicat	ion Notes	. 4
4	Hardware		. 5
	4.1 Hardware Conf	iguration	. 5
		~	
5	Software		. 5
	5.1 Operation Over	view	. 7
	5.1.1 Transmit C	Operation	. 7
	5.1.2 Receive O	peration	. 9
	5.2 File Composition	on	11
	5.3 Option-Setting	Memory	11
	5.4 Constants		11
	5.5 Variables		12
	•	fications	
		essing	
		zation	
	•	Function Initialization	
		lization	
		itialization	
		itialization	
		zation	
		smission/Reception Start Processing	
		ansfer End Interrupt Handling	
		Ismit End Interrupt Handling	
		eive Error Interrupt Handling	
	0.0.12 0011100		27
6	Applying This Appli	cation Note to the RX21A or RX220 Group	25
7	Sample Code		26
8	Reference Docume	nts	26



1 Specifications

This document describes performing clock synchronous serial communication using the SCI.

Transmit data is prestored in the RAM's transmit data storage area and transferred using the DMAC. Receive data is stored in the RAM's receive data storage area using the DMAC.

Serial communication start when a falling edge is detected on the IRQ1 interrupt request pin.

- Bit rate: 38400 bps
- Communication formats: 8-bit length, LSB first
- Clock input/output: Clock output (master)
- Transmit and receive operations: Simultaneous transmit and receive operations

Table 1.1 lists the Peripheral Functions and Their Applications, and Figure 1.1 shows the Block Diagram.

I able 1.1 Peripheral Functions and Their Applications	Table 1.1	Peripheral Functions and Their Applications
--	-----------	---

Peripheral Function	Application
SCIc channel 1 (SCI1)	Clock synchronous serial communication
DMACA channel 0 (DMAC0)	Transfer SCI1 receive data to the RAM
DMACA channel 1 (DMAC1)	Transfer RAM transmit data to SCI1
IRQ1	Start trigger for serial communication




Figure 1.1 Block Diagram



2 Operation Confirmation Conditions

The sample code accompanying this application note has been run and confirmed under the conditions below.

Item	Contents	
MCU used	R5F52108ADFP (RX210 Group)	
	- Main clock: 20 MHz	
Operating frequencies	- PLL: 100 MHz (main clock divided by 2 and multiplied by 10)	
1 3 1	- System clock (ICLK): 50 MHz (PLL divided by 2)	
	- Peripheral module clock B (PCLKB): 25 MHz (PLL divided by 4)	
Operating voltage	5.0 V	
Integrated development	Renesas Electronics Corporation	
environment	High-performance Embedded Workshop Version 4.09.01	
	Renesas Electronics Corporation	
C compiler	C/C++ Compiler Package for RX Family V.1.02 Release 01	
C complier	-cpu=rx200 -output=obj="\$(CONFIGDIR)\\$(FILELEAF).obj" -debug -nologo	
	The integrated development environment default settings are used.	
iodefine.h version	Version 1.2A	
Endian	Little endian	
Operating mode	Single-chip mode	
Processor mode	Supervisor mode	
Sample code version	Version 1.00	
Board used	Renesas Starter Kit for RX210 (product part number: R0K505210C000BE)	

 Table 2.1
 Operation Confirmation Conditions

3 Reference Application Notes

For additional information associated with this document, refer to the following application notes.

- RX210 Group Initial Setting Rev. 2.00 (R01AN1002EJ)
- RX21A Group Initial Setting Rev. 1.10 (R01AN1486EJ)
- RX220 Group Initial Setting Rev. 1.10 (R01AN1494EJ)

The initial setting functions in the reference application notes are used in the sample code in this application note. The revision numbers of the reference application notes are current as of when this application note was made. However the latest version is always recommended. Visit the Renesas Electronics Corporation website to check and download the latest version.



4 Hardware

4.1 Hardware Configuration

Figure 4.1 shows a Connection Example.




Figure 4.1 Connection Example

4.2 Pins Used

Table 4.1 lists the Pins Used and Their Functions.

This document assumes the product used is a 100-pin package. For products with less than 100 pins, select pins appropriate for the package used.

Pin Name	I/O	Function
P31/IRQ1	Input	Switch input to start transmission and reception
P17/SCK1	Output	Clock output from SCI1
P15/RXD1	Input	Receive data input from SCI1
P16/TXD1	Output	Transmit data output from SCI1

Table 4.1 Pins Used and Their Functions

5 Software

In the sample code, DMAC is used for automatically processing SCI1 data transmission and reception. SCI1 data transmission and reception are started by pressing a switch.

When data transmission is enabled, a TXI1 interrupt request is generated, and this becomes the DMAC1 transfer request. DMAC1 is used to transfer transmit data from the transmit data storage area to TDR register, and then SCI1 transmits the data.

When data reception is completed, an RXI1 interrupt request is generated, and this becomes the DMAC0 transfer request. DMAC0 is used to transfer receive data to the receive data storage area.

After transmit data has been transferred 256 times, a DMAC1 interrupt occurs. At this point, the TXI1 interrupt is disabled and the TEI1 interrupt is enabled.

After receive data has been transferred 256 times, a DMAC0 interrupt occurs. At this point, the RXI1 interrupt is disabled and the receive end flag becomes 1. If the transmit end flag is 1 at this time, SCI1 transmission and reception are disabled.

After 256 bytes of data have been transmitted and received, a TEI1 interrupt occurs. At this point, the TEI1 interrupt is disabled and the transmit end flag becomes 1. If the receive end flag is 1 at this time, SCI1 transmission and reception are disabled.



Settings for the peripheral functions used are listed below.

SCI1

- Communication mode: Clock synchronous mode
- SCK1 pin: Outputs the internal clock (master)
- Clock source: PCLKB
- Transfer rate: 38400 bps (BRR register setting value = (PCLKB \div (8 × 0.5 × 38400 bps)) -1)
- Transmit operation: Enabled
- Receive operation: Enabled
- Data transfer direction: LSB first
- Interrupts: Transmit end interrupt (TEI1) used, transmit data empty interrupt (TXI1) used, receive data full interrupt (RXI1) used, receive error interrupt (ERI1) used

DMAC0

- Activation source: RXI1 interrupt request
 - : The IR flag for the RXI1 interrupt is set to 0 when data transfer starts
- Transfer source address: SCI1.RDR register
- Transfer source address update mode: Fixed address
- Transfer destination address: RAM (start address of the receive data storage area)
- Transfer destination address update mode: Increment
- Transfer mode: Normal transfer
- Data transfer size: 8-bit
- Number of transfer operations: 256
- Interrupt: Transfer end interrupt (DMAC0I) used

DMAC1

- Activation source: TXI1 interrupt request
 - : The IR flag for the TXI1 interrupt is set to 0 when data transfer starts
- Transfer source address: RAM (start address of the transmit data storage area)
- Transfer source address update mode: Increment
- Transfer destination address: SCI1.TDR register
- Transfer destination address update mode: Fixed address
- Transfer mode: Normal transfer
- Data transfer size: 8-bit
- Number of transfer operations: 256
- Interrupt: Transfer end interrupt (DMAC1I) used

IRQ1 input pin

- Detection method: Falling edge
- Digital filter: Disabled
- Interrupts: Not used



5.1 Operation Overview

5.1.1 Transmit Operation

1. Initialization

After initialization, wait for input from a switch to start transmission/reception.

2. Detecting input from a switch to start transmission/reception

When input from a switch to start transmission/reception is detected, set the IR flag for the IRQ1 interrupt to 0. Read the transmit end flag and receive end flag. If transmission and reception have both ended, then set the transmit end flag to 0 (transmitting). Set the transfer source address and the number of transfer operations for DMAC1, and enable DMA transfer.

Set the SCI1.SCR.TIE, RIE, TE, RE, and TEIE bits to 1 at the same time to enable a transmission and reception. By setting the SCI1.SCR.TIE and TE bits to 1 at the same time, the IR flag for the TXI1 interrupt becomes 1.

3. Starting data transfer

After the TXI1 interrupt is enabled, DMAC1 is activated and the IR flag for the TXI1 interrupt becomes 0. The first byte of transmit data is transferred from the RAM's transmit data storage area to the SCI1.TDR register.

4. Starting data transmission

The data is transferred from the SCI1.TDR register to the SCI1.TSR register, the IR flag for the TXI1 interrupt becomes 1, and the first byte of transmit data is output from the TXD1 pin. DMAC1 is activated by a TXI1 interrupt request, and the second byte of transmit data is transferred.

5. DMAC1I interrupt

After 256 data transfers have ended, a DMAC1I interrupt request occurs. In the DMAC1I interrupt handling, disable the TX11 interrupt and enable the TE11 interrupt.

6. TEI1 interrupt

When the 256th byte is transmitted, the SCI1.TDR register is not updated, so a TEI1 interrupt request occurs. In the TEI1 interrupt handling, disable the TEI1 interrupt and set the transmit end flag to 1 (transmission ended). If the receive end flag is 1 at this time, transmit and receive operations are disabled. Then operation is repeated from step 2 above.






Figure 5.1 shows the Timing Diagram of the Transmit Operation.

Figure 5.1 Timing Diagram of the Transmit Operation



5.1.2 Receive Operation

1. Initialization

After initialization, wait for input from a switch to start transmission/reception.

2. Detecting input from a switch to start transmission/reception

When input from a switch to start transmission/reception is detected, set the IR flag for the IRQ1 interrupt to 0. Read the transmit end flag and receive end flag. If transmission and reception have both ended, then set the receive end flag to 0 (receiving). Set the transfer destination address and the number of transfer operations for DMAC0, and enable DMA transfer.

Set the SCI1.SCR.TIE, RIE, TE, RE, and TEIE bits to 1 at the same time to enable a transmission and reception, and enable the RXI1 interrupt.

3. Data reception end

After the first byte of data is received, transfer the data from the SCI1.RSR register to the SCI1.RDR register, and the IR flag for the RXI1 interrupt becomes 1.

4. Starting data transfer

DMAC0 is activated by the RXI1 interrupt request, and the IR flag for the RXI1 interrupt becomes 0. Then transfer the first byte of receive data from the SCI1.RDR register to the RAM's receive data storage area.

5. DMAC0I interrupt

When the last bit of the 256th byte is transferred, a DMAC0I interrupt request is generated. In the DMAC0I interrupt handling, disable the RXI1 interrupt and set the receive end flag to 1 (reception ended). If the receive end flag is 1 (transmission ended) at this time, transmit and receive operations are disabled. Then operation is repeated from step 2 above.






Figure 5.2 shows the Timing Diagram of the Receive Operation.

Figure 5.2 Timing Diagram of the Receive Operation

Notes on Implementing the Sample Code Into the User System

Note that the following may occur when implementing the sample code accompanying this application note into the user system.

- When using the code in slave mode, if user defined interrupt handling makes the interrupts defined in the sample wait for a lengthy amount of time, the sample code may operate erroneously.
- When using an external clock source as the synchronous clock, after the DMAC updates the TDR register, wait for at least five cycles of the PCLK before inputting the transmit clock. After the TDR register has been updated, inputting the transmit clock within four cycles of the PCLK may cause the sample code to operate erroneously.



RX210, RX21A, and RX220 Groups Clock Synchronous SCIc Communication Using DMACA

5.2 File Composition

Table 5.1 lists the Files Used in the Sample Code. Files generated by the integrated development environment are not included in this table.

File Name	Outline
main.c	Main processing
r_init_stop_module.c	Stop processing for active peripheral functions after a reset
r_init_stop_module.h	Header file for r_init_stop_module.c
r_init_non_existent_port_init.c	Nonexistent port initialization
r_init_non_existent_port_init.h	Header file for r_init_non_existent_port_init.c
r_init_clock.c	Clock initialization
r_init_clock.h	Header file for r_init_clock.c

5.3 Option-Setting Memory

Table 5.2 lists the Option-Setting Memory Configured in the Sample Code. When necessary, set a value suited to the user system.

 Table 5.2 Option-Setting Memory Configured in the Sample Code

Symbol	Address	Setting Value	Contents
OFS0	FFFF FF8Fh to FFFF FF8Ch	FFFF FFFFh	The IWDT is stopped after a reset.
01 00			The WDT is stopped after a reset.
OFS1	FFFF FF8Bh to FFFF FF88h	FFFF FFFFh	The voltage monitor 0 reset is disabled after a reset. HOCO oscillation is disabled after a reset.
MDES	FFFF FF83h to FFFF FF80h	FFFF FFFFh	Little endian

5.4 Constants

Table 5.3 lists the Constants Used in the Sample Code.

Table 5.3 Constants Used in the Sample Code

Constant Name	Setting Value	Contents	
MASTER	00h	SCI1.SCR.CKE[1:0] bit setting: Internal clock when in master mode	
SLAVE	02h	SCI1.SCR.CKE[1:0] bit setting: External clock when in slave mode	
SCI_CLK	MASTER	SCI1.SCR.CKE[1:0] bit setting: Master mode selected	
BUF_SIZE	256	Size of the transmit data and receive data storage area	
DMAC_CNT	BUF_SIZE	Number of DMAC transfers	



5.5 Variables

Table 5.4 lists the Global Variables.

Table 5.4 Global Variables

Туре	Variable Name	Contents	Function Used
		Receive end flag	main,
unsigned char	rcv_end_flag	0: Receiving	Excep_DMAC_DMAC0I,
		1: Reception ended	Excep_SCI1_TEI1
		Transmit end flag	main,
unsigned char	trn_end_flag	0: Transmitting	Excep_DMAC_DMAC0I,
		1: Transmission ended	Excep_SCI1_TEI1
unsigned char rcvbuf[BUF_SIZE]		Receive data storage area	dmac0_init, sci1_start
unsigned char	trnbuf[BUF_SIZE]	Transmit data storage area	main, dmac1_init, sci1_start

5.6 Functions

Table 5.5 lists the Functions.

Table 5.5 Functions

Function Name	Outline
main	Main processing
port_init	Port initialization
R_INIT_StopModule	Stop processing for active peripheral functions after a reset
R_INIT_NonExistentPort	Nonexistent port initialization
R_INIT_Clock	Clock initialization
peripheral_init	Peripheral function initialization
sci1_init	SCI1 initialization
dmac0_init	DMAC0 initialization
dmac1_init	DMAC1 initialization
irq_init	IRQ initialization
sci1_start	SCI1 transmission/reception start processing
Excep_DMAC_DMAC0I	DMAC0 transfer end interrupt handling
Excep_DMAC_DMAC1I	DMAC1 transfer end interrupt handling
Excep_SCI1_TEI1	SCI1 transmit end interrupt handling
Excep_SCI1_ERI1	SCI1 receive error interrupt handling



5.7 Function Specifications

The following tables list the sample code function specifications.

main	
Overview	Main processing
Header	None
Declaration	void main(void)
Description	After initialization, SCI1 transmission/reception starts when the transmit/receive start switch input is detected.
Arguments	None
Return values	None

port_init		
Overview	Port initialization	
Header	None	
Declaration	void port_init(void)	
Description	Ports are initialized.	
Arguments	None	
Return values	None	

R_INIT_StopMod	lule			
Overview	Stop processing for active peripheral functions after a reset			
Header	r_init_stop_module.h			
Declaration	void R_INIT_StopModule(void)			
Description	Performs settings to enter the module stop state.			
Arguments	None			
Return values	None			
Remarks	Transition to the module stop state is not performed in the sample code. For details on this functions, refer to the Initial Setting application note for the product used.			

R_INIT_NonExist	tentPort			
Overview	Nonexistent port initialization			
Header	non_existent_port_init.h			
Declaration	void R_INIT_NonExistentPort (void)			
Description	Initialize port direction registers for ports that do not exist in products with less than 100			
	pins.			
Arguments	None			
Return values	None			
Remarks	The number of pins in the sample code is set for the 100-pin package (PIN_SIZE=100). After this function is called, when writing in byte units to the PDR and PODR registers which have nonexistent ports, set the corresponding bits for nonexistent ports as follows: set the I/O select bits in the PDR registers to 1 and set the output data store bits in the PODR registers to 0. For details on this functions, refer to the Initial Setting application note for the product used.			



RX210, RX21A, and RX220 Groups Clock Synchronous SCIc Communication Using DMACA

R_INIT_Clock					
Overview	Clock initialization				
Header	r_init_clock.h				
Declaration	void R_INIT_Clock(void)				
Description	Initialize clocks.				
Arguments	None				
Return values	None				
Remarks	In the sample code, processing is performed so the system clock is used as the PLL clock, and the sub-clock is not used. For details on this functions, refer to the Initial Setting application note for the product used.				
peripheral_init					
Overview	Peripheral function initialization				
Header	None				
Declaration	void peripheral_init (void)				
Description	Initializes peripherals functions that are used.				
Arguments	None				
Return values	None				
a aid i ait					
sci1_init					
Overview	SCI1 initialization				
Header	None				
Declaration	void sci1_init(void)				
Description	Initializes SCI1.				
Arguments	None				
Return values	None				
dmac0_init					
Overview	DMAC0 initialization				
Header	None				
Declaration	void dmac0_init(void)				
Description	Initializes DMAC0.				
Arguments	None				
Return values	None				
dmood in it					
dmac1_init	DMAC4 in Walker				
Overview	DMAC1 initialization				
Header	None				
Declaration	void dmac1_init(void)				
Description	Initializes DMAC1.				
Arguments	None				
Return values	None				



RX210, RX21A, and RX220 Groups Clock Synchronous SCIc Communication Using DMACA

irq_init				
Overview	IRQ initialization			
Header	None			
Declaration	void irq_init(void)			
Description	Initializes IRQ1.			
Arguments	None			
Return values	None			
sci1_start				
Overview	SCI1 transmission/reception start processing			
Header	None			
Declaration	void sci1_start(void)			
Description	Starts SCI1 transmission/reception.			
Arguments	None			
Return values	None			
Excep_DMAC_D				
Overview	DMAC0 transfer end interrupt handling			
Header	None			
Declaration	void Excep_DMAC_DMAC0I(void)			
Description	The RXI1 interrupt is disabled, and the receive end flag is set. If the transmit end flag is 1,			
	SCI1 transmission and reception are disabled.			
Arguments	None			
Return values	None			
B.(A.O. B				
Excep_DMAC_D				
Overview	DMAC1 transfer end interrupt handling			
Header	None			
Declaration	void Excep_DMAC_DMAC1I(void)			
Description	Disables the TXI1 interrupt and enables the TEI1 interrupt.			
Arguments	None			
Return values	None			
Excep_SCI1_TE	11			
Overview	SCI1 transmit end interrupt handling			
Header	None			
Declaration	void Excep_SCI1_TEI1(void)			
Description	Disables the TEI1 interrupt and sets the transmit end flag. If the receive end flag is 1,			
Description	SCI1 transmission and reception are disabled.			
Arguments	None			
Return values	None			
Excep_SCI1_ER	11			
Overview	SCI1 receive error interrupt handling			
Header	None			
Declaration	void Excep_SCI1_ERI1(void)			
Description	Performs SCI1 reception error processing.			
Arguments	None			
Return values	None			
Remarks	SCI1 reception error processing is not performed in the sample code (infinite loop). Add			
	processing to the user code as needed.			

5.8 Flowcharts

5.8.1 Main Processing

Figure 5.3 shows the Main Processing.




Figure 5.3 Main Processing



5.8.2 Port Initialization

Figure 5.4 shows the Port Initialization.




Figure 5.4 Port Initialization

5.8.3 Peripheral Function Initialization

Figure 5.5 shows the Peripheral Function Initialization.




Figure 5.5 Peripheral Function Initialization

5.8.4 SCI1 Initialization

Figure 5.6 and shows the SCI1 initialization.




Figure 5.6 SCI1 Initialization



5.8.5 DMAC0 Initialization

Figure 5.7 shows the DMAC0 Initialization.




Figure 5.7 DMAC0 Initialization



5.8.6 DMAC1 Initialization

Figure 5.8 shows the DMAC1 Initialization.




Figure 5.8 DMAC1 Initialization



5.8.7 IRQ Initialization

Figure 5.9 shows the IRQ Initialization.




Figure 5.9 IRQ Initialization



5.8.8 SCI1 Transmission/Reception Start Processing

Figure 5.10 shows the SCI1 Transmission/Reception Start Processing.




Figure 5.10 SCI1 Transmission/Reception Start Processing



5.8.9 DMAC0 Transfer End Interrupt Handling

Figure 5.11 shows the DMAC0 Transfer End Interrupt Handling.




Figure 5.11 DMAC0 Transfer End Interrupt Handling

5.8.10 DMAC1 Transfer End Interrupt Handling

Figure 5.12 shows the DMAC1 Transfer End Interrupt Handling.




Figure 5.12 DMAC1 Transfer End Interrupt Handling

5.8.11 SCI1 Transmit End Interrupt Handling

Figure 5.13 shows the SCI1 Transmit End Interrupt Handling.




Figure 5.13 SCI1 Transmit End Interrupt Handling

5.8.12 SCI1 Receive Error Interrupt Handling

Figure 5.14 shows the SCI1 Receive Error Interrupt Handling.




Figure 5.14 SCI1 Receive Error Interrupt Handling

6 Applying This Application Note to the RX21A or RX220 Group

The sample code accompanying this application note has been confirmed to operate with the RX210 Group. To make the sample code operate with the RX21A or RX220 Group, use this application note in conjunction with the Initial Setting application note for each group.

For details on using this application note with the RX21A and RX220 Groups, refer to "5. Applying the RX210 Group Application Note to the RX21A Group" in the RX21A Group Initial Setting application note, and "4. Applying the RX210 Group Application Note to the RX220 Group" in the RX220 Group Initial Setting application note.

Note: • When using the RX21A Group, SCI0 and SCI12 are not available. Use SCI1, SCI5, SCI6, SCI8, or SCI9.

When using the RX220 Group, SCI0, SCI8, and SCI12 are not available. Use SCI1, SCI5, SCI6, or SCI9.



RX210, RX21A, and RX220 Groups Clock Synchronous SCIc Communication Using DMACA

7 Sample Code

Sample code can be downloaded from the Renesas Electronics website.

8 Reference Documents

User's Manual: Hardware

RX210 Group User's Manual: Hardware Rev.1.50 (R01UH0037EJ) RX21A Group User's Manual: Hardware Rev.1.00 (R01UH0251EJ) RX220 Group User's Manual: Hardware Rev.1.10 (R01UH0292EJ) The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

User's Manual: Development Tools

RX Family C/C++ Compiler Package V.1.01 User's Manual Rev.1.00 (R20UT0570EJ) The latest version can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics website http://www.renesas.com

Inquiries http://www.renesas.com/contact/



REVISION HISTORY

RX210, RX21A, and RX220 Groups Application Note Clock Synchronous SCIc Communication Using the DMACA

	Description		
Date	Page	Summary	
Apr. 1, 2013		First edition issued	
July 1, 2014	1	Products: Added the RX21A and RX220 Groups.	
	4	3. Reference Application Notes: Added the Initial Setting application notes for the RX21A and RX220 Groups.	
	13,14	Modified the description of reference application note in the following functions: R_INIT_StopModule, R_INIT_NonExistentPort, and R_INIT_Clock.	
	25	6. Applying This Application Note to the RX21A or RX220 Group: Added.	
	26	8. Reference Documents: Added the User's Manual: Hardware for the RX21A and RX220 Groups.	
		Apr. 1, 2013 — July 1, 2014 1 4 1 13,14 25	

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.


- The reserved addresses are provided for the possible future expansion of functions. Do not access
 these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.



Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for

- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited Tot1 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-305-598-5441, Fax: +1-305-598-3220 Renesas Electronics Curope Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-182-855-100, Fax: +44-82-585-900 Renesas Electronics Europe Comme Renesas Electronics Curope Limited Arcadiastrasse 10, 40472 Dusseldorf, Germany Tel: +49-21-5633-0, Fax: +48-162-585-900 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +49-21-155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +852-286-9099 Renesas Electronics Taiman Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +852-286-5688, Fax: +86-21-2226-0999 Renesas Electronics Taiwan Co., Ltd. 137, No. 385, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +885 2-8175-9670 Renesas Electronics Taiwan Co., Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +655-213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +892-255-9390, Fax: +603-7955-9510