

RL78/G13, 78K0/Kx2

Migration Guide from 78K0 to RL78: Serial interface CSIA0 to Serial Array Unit

Introduction

This application note describes how to migrate the serial interface CSIA0 of the 78K0/Kx2 to the serial array unit (SAU) of the RL78/G13.

Target Device

RL78/G13, 78K0/Kx2

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

1.	Functions of serial interface CSIA0 and Serial Array Unit	3
2.	Difference between Serial interface CSIA0 and Serial Array Unit	5
3.	Comparison between Registers	7
4.	Sample Code for Serial Array Unit	10
5.	Documents for Reference	10
Re	vision History	11

1. Functions of serial interface CSIA0 and Serial Array Unit

Table 1.1 shows the functions of the serial interface CSIA0, and Table 1.2 shows the functions of the serial array unit (SAU).

Table 1.1 Functions of serial interface CSIA0

Function	Explanation
3-wire serial I/O mode	Clock synchronous communication function by 3 lines of serial clock (SCKA0) and serial data (SIA0, SOA0).
3-wire serial I/O mode with automatic transmit/receive function	Clock synchronous communication function by 3 lines of serial clock (SCKA0) and serial data (SIA0, SOA0). The processing time of data communication can be shortened in the 3-wire serial I/O mode because transmission and reception can be simultaneously executed.

Table 1.2 Functions of Serial Array Unit

Function	Explanation
3-wire serial I/O	This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.
UART	This is a start-stop synchronization function using two lines: serial data transmission (TXD) and serial data reception (RXD) lines.
Simplified I ² C (Only master function with a single master)	This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA).
LIN Communication (Note)	LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Note. The LIN-bus is accepted in UART2 (channels 0 and 1 of unit 1)

Remarks 1. For 78K0/Kx2, n = 0, 1 For RL78/G13, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

The serial interface CSIA0 of the 78K0/Kx2 incorporates one channel of 3-line serial I/O (CSI). In the maser mode, it supports handshake pins (STB0 and BUSY0) for easy connection with peripheral ICs.

Figure 1.1 shows a block diagram of the serial interface CSIA0.




Figure 1.1 Block Diagram of Serial interface CSIA0

A single serial array unit (SAU) in the RL78/G13 has up to four serial channels. Each channel can achieve 3-wire serial (CSI), UART, and simplified I2C communication.

Figure 1.2 shows a CSI block diagram of the serial array unit 0 (SAU0) of the RL78/G13.




Figure 1.2 Block Diagram of Serial Array Unit 0 (SAU0) CSI

Table 1.3 shows the SAU functions corresponding to the Serial interface CSIA0.

Table 1.3 Correspondence between Functions	
78K0/Kx2	RL78/G13
Serial interface CSIA0	Serial Array Unit (SAU)
3-wire serial I/O mode	3-wire serial I/O
3-wire serial I/O mode with automatic transmit/receive function	3-wire serial I/O
-	UART
-	Simplified I ² C

Table 1.3 Correspondence between Functions

The 3-wire serial I/O mode and 3-wire serial I/O mode with automatic transmit/receive function of the serial interface CSIA0 correspond to the 3-wire serial I/O of the SAU.

2. Difference between Serial interface CSIA0 and Serial Array Unit

Table 2.1 and Table 2.2 shows the differences between the serial interface CSIA0.

Table 2.1 Difference between Serial interface CSIA0 (1/2)

Item	78K0/Kx2	RL78/G13
	Serial interface	Serial Array Unit (SAU)
	CSIA0	CSImn
Transfer data length	8 bits	7 bits / 8 bits
	1.67MHz	- During master communication
		16MHz (CSI00 only) (Note1)
Maximum transfer rate		8MHz (CSImn) (Note2)
		- During slave communication
		4MHz
First bit specification	CSIMA0 register	SCRmn register
	DIR0 = 0: MSB first	DIRmn = 0: MSB first
	DIR0 = 1: LSB first	DIRmn = 1: LSB first
Selection of data and	None	SCRmn register
clock phase		Combination of CKPmn and DAPmn bits
Disables operation	CSIMA0 register	STm register
	CSIAE0 = 0	STmn = 1
Enables operation	CSIMA0 register	SSm register
	CSIAE0 = 1	SSmn = 1
Setting of operation	CSIMA0 register	SCRmn register
mode	TXEA0 = 1, RXEA0 = 1:	TXEmn = 1, RXEmn = 1:
	Transmission/reception	Transmission/reception
	TXEA0 = 1, RXEA0 = 0: Transmission only	TXEmn = 1, RXEmn = 0: Transmission only
	TXEA0 = 0, RXEA0 = 1: Reception only	TXEmn = 0, RXEmn = 1: Reception only
Automatic	CSIMA0 register	None
communication	ATE0 = 0:1-byte communication mode	(This can be implemented by using the
operation	ATE0 = 1: Automatic communication mode	CSImn and DMA controller.)
	ATM0 = 0: Single transfer mode	
	ATM0 = 1: Repeat transfer mode	
Buffer RAM	Yes (32 bytes)	None (This can be implemented by using a
		program and the DMA controller.)
Handshake function	Yes	None (This can be implemented by
Coming I/O plaiff are mind	SIOA0 va viete v	manipulating ports.)
Serial I/O shift register	SIOA0 register	Lower 8 bits of SDRmn register (SIOp)
Data transmission is	1-byte transfer mode	Write transmit data to SIOp register
started	Write transmit data to SIOA0 register	(When TXEmn = 1)
	Automatic communication mode	
	ATSTA0 bit of CSIT0 register is set to 1	

Note1. Target products G (Industrial applications) is 4MHz.

Note2. Target products G (Industrial applications) is 2MHz.

Remarks1. For 78K0/Kx2, n = 0, 1

For RL78/G13, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

p: CSI number (p = 00, 01, 10, 11, 20, 21,30, 31)

Table 2.2 Difference between Serial interface CSIA0 (2/2)

	Table 2.2 Dillerence between Genarin	1011400 001110 (2/2)
Item	78K0/Kx2	RL78/G13
	Serial interface	Serial Array Unit (SAU)
	CSIA0	CSImn
Data reception is	1-byte transfer mode	- Write transmit data to SIOp register
started	- Write transmit data to SIOA0 register	(When TXEmn = 1, RXEmn = 1)
	(When TXEA0 = 1, RXEA0 = 1)	- Write FFH as dummy data to
	- Write dummy data to SIOA0 register	SDRmn register
	(When TXEA0 = 0, RXEA0 = 1)	(When TXEmn = 0, RXEmn = 1)
	Automatic communication mode	
	ATSTA0 bit of CSIT0 register is set to 1	
Interrupt	Communication completion interrupt	SMRmn register
		MDmn0 = 0: Transfer end interrupt
		MDmn0 = 1: Buffer empty interrupt
Interrupt occurrence	1-byte transfer mode	- MDmn0 = 0
timing	Transmission/reception completion	After transfer of transmit/receive data is
	Automatic communication mode	completed.
	- When the transfer of the range specified by	- MDmn0 = 1
	the ADTP0 register is completed.	When data is transferred from the SDRmn
	- Communication suspension: When 1-byte	register to the shift register.
	transfer is completed after bit 1 (ATSTP0) in	
	the CSIT0 register is set to 1.	
	- Bit shift error: When 1-byte transfer is	
	completed after bit 1 (ERRF0) of the CSIS0	
	register becomes 1 while bit 2 (ERRE0) is	
0	set to 1.	COD
Communication status	CSIS0 register	SSRmn register
flag	TSF0 = 0: Communication is stopped.	TSFmn = 0: Communication is stopped or suspended.
	TSF0 = 1: Communication is in progress.	TSFmn = 1: Communication is in progress.
Buffer register status	None	SSRmn register
indication flag	None	BFFmn = 0:
indication hag		Valid data is not stored in the SDRmn
		register.
		BFFmn = 1:
		Valid data is stored in the SDRmn register.
Bit error detection flag	CSIS0 register	None
Dit citor detection hag	ERRF0 bit	None
Overrun error detection	None	SSRmn register
flag		OVFmn = 0: No error occurs.
		OVFmn = 1: An error occurs.
Serial data output pin	SOA0 pin	SOmn pin
Serial data input pin	SIA0 pin	SImn pin
Serial clock I/O pin	SCKA0 pin	SCKmn pin
	•	
Handshake pin	STB0 pin, BUSY0 pin	None

Remarks 1. For 78K0/Kx2, n = 0, 1

For RL78/G13, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

p: CSI number (p = 00, 01, 10, 11, 20, 21,30, 31)

3. Comparison between Registers

Table 3.1 to Table 3.3 compares the registers for the 78K0/Kx2 Serial interface CSIA0 and the registers for the RL78/G13 Serial Array Unit used as CSImn.

Table 3.1 Comparison between Registers (1/3)

Item	78K0/Kx2	RL78/G13
Clock supply to serial array unit	None	PER0 register
		SAUmEN bit
Disables operation	CSIMA0 register	STm register
	CSIAE0 bit	STmn bit
Enables operation	CSIMA0 register	SSm register
	CSIAE0 bit	SSmn bit
Transmit operation	CSIMA0 register	SCRmn register
enable/disable	TXEA0 bit	TXEmn bit
Receive operation	CSIMA0 register	SCRmn register
enable/disable	RXEA0 bit	RXEmn bit
First bit specification	CSIMA0 register	SCRmn register
	DIR0 bit	DIRmn bit
Master/slave mode specification	CSIMA0 register	SMRmn register
	MASTER0 bit	CCSmn bit
Base clock selection	CSIS0 register	SMRmn register
	CKS00 bit	CKSmn bit, CCSmn bit
Selection of base clock divisor	BRGCA0 register	SPSm register
	BRGCA01 bit, BRGCA00 bit	PRSmk3 - PRSmk0 bit
		Upper 7 bits of SDRmn register
Strobe output enable/disable	CSIS0 register	None
(When Master mode)	STBE0 bit	
Busy signal detection	CSIS0 register	None
enable/disable	BUSYE0 bit	
(When Master mode)		
Busy signal active level setting	CSIS0 register	None
	BUSYLV0 bit	
Bit error detection	CSIS0 register	None
enable/disable	ERRE0 bit	
Bit error detection flag	CSIS0 register	None
	ERRF0 bit	
Transfer status detection flag	CSIS0 register	SSRmn register
	TSF0 bit	TSFmn bit

Remarks1. For RL78/G13, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21,30, 31)

Table 3.2 Comparison between Registers (2/3)

Item	78K0/Kx2	RL78/G13
Automatic communication	CSIMA0 register	None
operation enable/disable	ATE0 bit	
Automatic communication mode	CSIMA0 register	None
specification	ATM0 bit	
Automatic data transfer stop	CSIT0 register	None
	ATSTP0 bit	
Automatic data transfer start	CSIT0 register	None
	ATSTA0 bit	
Automatic data transfer address point	ADTP0 register	None
Automatic Data Transfer Interval	ADTI0 register	None
Automatic data transfer address count	ADTC0 register	None
Selection of data phase	None	SCRmn register
		DAPmn bit
Selection of clock phase	None	SCRmn register
		CKPmn bit
Start trigger selection	None	SMRmn register
		Set STSmn bit to 0
Controls inversion of level of	None	SMRmn register
receive data of channel n in UART mode		Set SISmn bit to 0
Setting of operation mode of	None	SMRmn register
channel n		Set MDmn2 bit to 0, MDmn1 bit to 0
Selection of interrupt source of	None	SMRmn register
channel n		MDmn0 bit
Mask control of error interrupt	None	SCRmn register
signal		EOCmn bit
Setting of parity bit in UART	None	SCRmn register
mode		Set PTCmn1 bit to 0, PTCmn0 bit to 0
Setting of stop bit in UART	None	SCRmn register
mode		Set SLCmn1 bit to 0, SLCmn0 bit to 0
Setting of data length in CSI and	None	SCRmn register
UART modes		DLSmn1 bit, DLSmn0 bit

Remarks 1. For RL78/G13, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Table 3.3 Comparison between Registers (3/3)

Clear trigger of framing error flag Clear trigger of parity error flag Clear trigger of overrun error flag Buffer register status indication flag Framing error detection flag Overrun error detection flag Overrun error detection flag Overrun error detection flag Overrun error detection flag None SSRmn register FEFmn (not used) SSRmn register PEFmn (not used) SSRmn register PEFmn (not used) SSRmn register SSRmn register Overrun error detection flag None SSRmn register SSRmn register SEm bit Indication of operation enable/stop status Serial output enable/stop None SOEm register SOEm register SOEm bit SOM register CKOmn bit None SOM register SOM register SOMn bit Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SHERNDR register Set ISC1 bit to 0 None SES SMEENBOW bit to 0 NEENO register Set SISC1 bit to 0 NEENO register Set SISC8 bit to 0 NEENO register Set SISC8 bit to 0	Item	78K0/Kx2	RL78/G13
Clear trigger of parity error flag	Clear trigger of framing error flag	None	
Clear trigger of overrun error flag Clear trigger of overrun error flag Buffer register status None SSRmn register SSRmn register BFFmn bit Framing error detection flag Parity/ACK error detection flag None SSRmn register FEFmn (not used) SSRmn register FEFmn (not used) Parity/ACK error detection flag None SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop None SOEm register SOEmn bit Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Switching external interrupt (INTPO) input Use of noise filter None None SIRmn register SSRmn register SSRmn register None SSRmn register PEFmn (not used) SSRmn register SSRmn register None SSRmn register PEFmn (not used) SSRmn register None SSRmn register None SSRmn register PEFmn (not used) SSRmn register None SSRmn register PEFmn (not used) SSRmn register SSEm register SCEn bit			FECTmn (not used)
Clear trigger of overrun error flag Buffer register status indication flag Framing error detection flag Parity/ACK error detection flag Overrun ergister Som bit Overrun ergister Overrun error detection flag Overrun ergister Som bit Overrun ergister Overrun error detection flag Overrun ergister Som bit Overrun ergister Overrun error detection flag Overrun ergister Som bit Overrun error detection flag Overrun ergister Overrun error detection flag Overrun ergister Som register Overrun error detection flag Overrun error detection flag Overrun ergister Overrun error detection flag Overrun error detection flag Overrun error error detection flag Overrun error error detection flag Overrun error error flag Overrun error error bit Overrun error bit Overrun error error ber	Clear trigger of parity error	None	SIRmn register
flag Buffer register status indication flag Buffer register status indication flag Framing error detection flag Parity/ACK error detection flag Overrun error detection flag Overrun error detection flag None SSRmn register FEFmn (not used) SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SSECm bit SSECm bit SSECm bit SSEC register Set ISC1 bit to 0 Use of noise filter None NFENO register	flag		PECTmn (not used)
Buffer register status indication flag Framing error detection flag Parity/ACK error detection flag None SSRmn register FEFmn (not used) SSRmn register FEFmn (not used) SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop None SOEm register SOEmn bit Clock output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode None SSCm register SSCM register SSECM bit SSCM register SWCM bit SWitching channel 7 input of timer array unit None Use of noise filter None NFENO register Set ISC0 bit to 0 NFENO register		None	•
Indication flag Framing error detection flag Framing error detection flag Parity/ACK error detection flag Overrun error detection flag Overrun error detection flag None SSRmn register PEFmn (not used) SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop None SoEm register SoEmn bit SoEm register SoEmn bit Clock output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selects or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Setting channel 7 input of timer array unit Set ISC1 bit to 0 Use of noise filter None SSRmn register OVFmn bit Sem register SCEmn bit SOEm register CKOmn bit SOM register SOMn bit SOM register SOMn bit SOM register SOMn bit SOM SSCM register SECM bit SSCM register SSECM bit SSCM register SSCM bit SSCM register SWCM bit SC register Set ISC1 bit to 0 NFEN0 register			
Framing error detection flag Parity/ACK error detection flag None SSRmn register PEFmn (not used) SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop None SOEm register SOEmn bit Clock output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Use of noise filter None SSRmn register PEFmn (not used) SSRmn register SEm bit SEm register SCMT register CKOmn bit SOM register Set SOLmn bit to 0 SSCm register SWCm bit SSC register SWCm bit SWITCHING channel 7 input of timer array unit Switching external interrupt (INTPO) input Use of noise filter None NFENO register		None	•
Parity/ACK error detection flag Overrun error detection flag None SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Setting channel 7 input of timer array unit None SSC register Set ISC0 bit to 0 NFEN0 register SYCm tegister SSC register Set ISC0 bit to 0 NFEN0 register			
Parity/ACK error detection flag Overrun error detection flag None SSRmn register PEFmn (not used) Overrun error detection flag None SSRmn register Overrun bit Indication of operation enable/stop status Serial output enable/stop None Soem register Soemn bit Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Solm register CKOmn bit Solm register Somn bit Solm register Solm bit Solm parkend betweet Solm bit Solm parkend betweet Sol	Framing error detection flag	None	<u> </u>
PEFmn (not used)			,
Overrun error detection flag None SSRmn register OVFmn bit Indication of operation enable/stop status Serial output enable/stop Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Switching external interrupt (INTPO) input None SEm register SCEm register SOEm register SSECm bit SSCCm register SSCCm register SWCm bit SSCCm register SWCm bit SSCC register Set ISC1 bit to 0 NFEN0 register Set ISC0 bit to 0 NFEN0 register		None	_
Indication of operation enable/stop status Serial output enable/stop Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of timer array unit Select on oise filter None Sem register SOmn register SOmn bit Sour register Set SOLmn bit to 0 SSCm register SSECm bit SSECm bit SSCm register SSECm bit SSCm register SSEC SSCm bit SSCM register SSEC SSCM bit SSCM register SSEC SSCM bit SSCM register SSEC SSCM bit SSCM register SSEC SSCM bit SSCM register SSEC SSCM bit SSCM bit SSCM register SSEC SSCM bit SSCM bit SSCM register SSEC SSCM bit to 0 SSCM register SSCM bit to 0 SSCM register SSCM bit to 0 None SSCM register SSCM bit to 0 None SSCM register SSCM bit to 0 None SSCM register SSCM bit to 0 None SSCM register SSCM bit to 0 None SSCM register			` ′
Indication of operation enable/stop status Serial output enable/stop Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of time array unit Select on one with the synone Set inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of timer array unit Switching external interrupt (INTPO) input Use of noise filter None SEm register SEm bit SOEm register SOEm register Set SOLmn bit to 0 SSCm register SWCm bit SSCm register SWCm bit SSCm register SWCm bit SSC register Set ISC1 bit to 0 None None None None None SISC register Set ISC0 bit to 0 NFEN0 register	Overrun error detection flag	None	<u> </u>
enable/stop status Serial output enable/stop Soem register Soemn bit Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of timer array unit Selection of wone Selection of whether to enable or disable the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of timer array unit Switching external interrupt (INTPO) input Use of noise filter None Soem register Som bit Solt m register SSECM bit SSECM bit SSECM bit SSECM bit SSECM register SSECM bit SSECM bit SSECM bit SSECM bit SSECM bit to 0 SSCM register SSECM bit SSECM bit to 0 SSCM register SSECM bit to 0 SSCM register SSECM bit to 0 SSECM register SSECM bit to 0 None SSCM register SSECM bit to 0 SSECM register	In Part Company	N	
Serial output enable/stop Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of timer array unit Serial output value setting None SOM register SolLm register SolLm register SolLm register Set SOLmn bit to 0 SSCm register SSECm bit SSECM bit SSECM register SWCM bit Soll register SSECM bit SSECM register SWCM bit Soll register SSECM bit Soll register SSECM bit Soll register SSECM bit Soll register SWCM bit Soll register SSECM bit to 0 Switching external interrupt (INTPO) input Use of noise filter None		None	
Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Switching channel 7 input of timer array unit Som register Somn bit Som register Solm register Set SOLmn bit to 0 SSCm register SSECm bit SSECm bit SSECm bit SSECm register SWCm bit ISC register Set ISC1 bit to 0 Switching external interrupt (INTPO) input Use of noise filter None		News	
Clock output value setting when operation is disabled Data output value setting when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Mode Setting of the SNOOZE None Setting channel 7 input of timer array unit Switching external interrupt (INTP0) input Use of noise filter None SOm register SOmn bit SOLm register Set SOLmn bit to 0 SSCm register SSECm bit SSECm bit SSCm register SWCm bit ISC register Set ISC1 bit to 0 None ISC register Set ISC0 bit to 0 NFEN0 register	Serial output enable/stop	None	
when operation is disabled Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Setting of the SNOOZE with the switching channel 7 input of timer array unit Switching external interrupt (INTPO) input When operation is disabled Som register South bit South register SSECm bit SSECm bit SSECm register SWCm bit ISC register Set ISC1 bit to 0 When is Cregister Set ISC0 bit to 0 None Use of noise filter None	Clock output value setting	None	
Data output value setting when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE None Setting of the SNOOZE Mone Setting channel 7 input of timer array unit Switching external interrupt (INTP0) input Use of noise filter None SOm register SOLm register Set SOLm bit SSCm register SSECm bit SSCm register SWCm bit ISC register Set ISC1 bit to 0 None NFEN0 register		Notie	<u> </u>
when operation is disabled Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE None Switching channel 7 input of timer array unit Switching external interrupt (INTPO) input When operation is disabled SOLm register Set SOLmn bit to 0 SSCm register SSECm bit SSECm bit SSCm register SWCm bit ISC register Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 Use of noise filter None	-	None	
Selects inversion of the level of the transmit data Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE None SSCm register SWCm bit Switching channel 7 input of timer array unit Switching external interrupt (INTPO) input Use of noise filter None SSLm register SSCm register SWCm bit SSCm register SWCm bit ISC register Set ISC1 bit to 0 None ISC register Set ISC0 bit to 0 NFEN0 register		Tions	_
Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE Mode Setting of the SNOOZE None SSCm register SWCm bit Switching channel 7 input of timer array unit Switching external interrupt (INTP0) input Use of noise filter None SSCm register SWCm bit ISC register Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 NFEN0 register	-	None	
enable or disable the generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Switching external interrupt (INTP0) input Use of noise filter SSECm bit SWCm bit SWCm bit SET ISC1 bit to 0 SWITCHING SET ISC2 bit to 0 NFEN0 register			_
generation of communication error interrupts in the SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Switching external interrupt (INTP0) input Use of noise filter None SSCm register SWCm bit SSC register SWCm bit SSC register Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 NFEN0 register	Selection of whether to	None	SSCm register
error interrupts in the SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Switching external interrupt (INTP0) input None SSCm register SWCm bit ISC register Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 None None NFEN0 register			SSECm bit
SNOOZE mode Setting of the SNOOZE mode Switching channel 7 input of timer array unit Switching external interrupt (INTP0) input None SSCm register SWCm bit ISC register Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 None None NFEN0 register			
Setting of the SNOOZE None SSCm register SWCm bit Switching channel 7 input of timer array unit Set ISC1 bit to 0 Switching external interrupt (INTP0) input Set ISC0 bit to 0 Use of noise filter None NFEN0 register			
mode SWCm bit Switching channel 7 input of timer array unit Set ISC1 bit to 0 Switching external interrupt (INTP0) input Set ISC0 bit to 0 Use of noise filter None NFEN0 register		None	SSCm register
Switching channel 7 input of timer array unit Switching external interrupt (INTP0) input Use of noise filter None ISC register Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 NFEN0 register	_	None	•
timer array unit Switching external interrupt (INTP0) input Use of noise filter None Set ISC1 bit to 0 ISC register Set ISC0 bit to 0 NFEN0 register	****	None	
Switching external interrupt (INTP0) input ISC register Set ISC0 bit to 0 Use of noise filter None NFEN0 register		INOUG	<u> </u>
(INTP0) input Set ISC0 bit to 0 Use of noise filter None NFEN0 register		None	
Use of noise filter None NFEN0 register		113.13	_
		None	
ן ספנ סואר בואווט טוג נט ט			Set SNFENn0 bit to 0

Remarks1. For RL78/G13, m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21,30, 31)

4. Sample Code for Serial Array Unit

The sample code for Serial Array Unit is explained in the following application notes.

- RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Master Transmission/Reception) CC-RL (R01AN2547)
- RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Slave Transmission/Reception) CC-RL (R01AN2711)
- RL78/G13 DMA Controller (3-Wire Serial I/O Sequential Reception) CC-RL (R01AN2800)
- RL78/G13 Low-power Consumption Operation (CSI in SNOOZE Mode) CC-RL (R01AN2762)

5. Documents for Reference

User's Manual:

- RL78/G13 User's Manual: Hardware (R01UH0146)
- 78K0/Kx2 User's Manual: Hardware (R01UH0008)

The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News:

The latest information can be downloaded from the Renesas Electronics website.



Revision History

		Description	
Rev.	Data	Page	Summary
1.00	Jul.31, 2019	-	First edition issued

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not quaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights,
 or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this
 document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/