

SLG47910 Countdown Timer Example

Abstract

This application shows how to build a down-counter which can be used as a countdown timer to count down from the user specified value down to 0.

This application note comes complete with a design file which can be found in the References Section.

Contents

1.	Terms and Definitions	1
2.	References	1
3.	Introduction	2
4.	Ingredients	2
5.	Countdown Timer Verilog Code	3
6.	Floorplan: CLB Utilization	4
7.	Design Steps	4
8.	Conclusions	5
9.	Revision History	6

1. Terms and Definitions

FPGA	Field Programmable Gate Array
FPGA Editor	Main FPGA design and simulation window
Go Configure Software Hub	Main window for device selection.
ForgeFPGA Window	Main FPGA project window for debug and IO programming

2. References

For related documents and software, please visit

ForgeFPGA Low-density FPGAs | Renesas

Download our free ForgeFPGA[™] Designer software [1] to open the .ffpga design files [2] and view the proposed circuit design.

[1] Go Configure Software Hub, Software Download and User Guide

[2] AN-FG-007 Countdown Timer Example.ffpga, ForgeFPGA Design File

[3] SLG47910, Preliminary Datasheet, Renesas Electronics

3. Introduction

This application shows how a countdown timer works. It explains how to design a down counter (Figure 1) which will count down from a user defined value down to zero. But in such cases where the start value is user defined and the width of the counter cannot be determined, a mathematical function is used to determine the number of bits needed for the width of the counter.




Figure 1: n-bit Down Counter

The following signal names are the PINs that are used in the design.

- NUMBER parameter to define the start of the counter.
- clk input clock signal
- nreset input negative reset signal
- counter output signal of width [\$clog2() :0]

Using the ForgeFPGA Workshop software, the Verilog code was synthesized, and the bit stream was loaded on to the SLG47910 device. The functional waveforms below (see Figure 2) shows the countdown timer counting from 4095(default setup) down to 0.




Figure 2: Countdown Timer Functional Waveform

Please Note: The testbench currently is set to run for 50000 ns and then stop. This default time is set so that the counter counts down from 4095 down to 0. This delay (#50000) can be altered to fit your desired value. The point to keep in mind is the GTKWave runs out of memory when you run it multiple times for such long durations. To check if your code is being executed, check the logger for the countdown result occurring periodically.

4. Ingredients

- ForgeFPGA Device SLG47910V
- Latest Revision of ForgeFPGA Workshop software
- GTKWave software (inbuilt in ForgeFPGA Workshop software)

5. Countdown Timer Verilog Code

Shown below is the (*top*) module named Timer. It is available for download (<u>AN-FG-007 Countdown Timer</u> <u>Example.ffpga</u>)

```
// Timer Example counting down from the specified value
(* top *) module timer
      #(parameter NUMBER = 4095) (
                                   // user can set the number here
      (* iopad external pin, clkbuf inhibit *) input clk,
      (* iopad_external_pin *) input nreset, // external reset though GPIO
      (* iopad_external_pin *) output[$clog2(NUMBER):0] counter_oe,
      (* iopad external pin *) output[$clog2(NUMBER):0] counter
      //$clog2() returns the ceiling of the logarithm to the base 2
);
    reg [$clog2(NUMBER):0] count;
    reg count stop = 'b0;
    //OE
    assign counter oe =1;
    always @(posedge clk or negedge nreset) begin
      if (!nreset)
            count <= NUMBER;</pre>
        else
        if(count != count stop)
                                          // count down till value equals 0
           count <= count - 4'd1;
        else
            count = 0;
       end
 assign counter = count;
```

endmodule

Note :

\$clog2() is a Verilog function which returns the ceiling of the logarithm to the base 2. In cases where the answer is a decimal number; the function rounds it to the next integer value. The argument can be an integer or an arbitrary sized vector value. The argument shall be treated as an unsigned value, and an argument value of 0 shall produce a result of 0.

Example :

\$clog2(8) = 3
\$clog2(15) = 3.907 ≈ 4
\$clog2(4095) = 12

Hence, with the help of \$clog2() function we can determine the maximum number of bits needed for the counter output.

6. Floorplan: CLB Utilization




Figure 3: Countdown Timer CLB Utilization

The Floor planner tab in the FPGA Editor shows the placement of CLBs and FFs (Figure 3). The resource utilization is shown in the top left corner.

7. Design Steps

- 1. Launch the latest version of the Go Configure Software Hub. Select the SLG47910V device and the ForgeFPGA Workshop software will load.
- 2. Download the design example <u>Countdown Timer Example.ffpga</u>. If you are not familiar with the ForgeFPGA Workshop software, review the Four-Bit Counter application notes that cover the basic design steps.
- 3. Open the Countdown Timer Example.ffpga file after downloading.
- 4. Open the FPGA editor and review the Verilog code and the testbench code. Enter the desired NUMBER you want to countdown from (default 4095).
- 5. Open the IO planner tab on the FPGA editor and review the pin assignment.
- 6. Next select the Synthesize button on the lower left side of the FPGA editor. Select the Generate Bitstream button on the lower left side of the FPGA editor. Check the Logger and Issues tabs to make sure that the bit steam was generated correctly.
- 7. Now click on the Floorplan tab and see the CLB utilization (Figure 3). Press the Ctrl and the mouse wheel to zoom-in. Confirm that the IOs selected in the IO Planner are shown in the floorplan.
- 8. Now click on the Simulate Testbench button at the top. The GTKWave will automatically open if there are no Syntax errors in the testbench. Check logger for errors.
- 9. In the GTKWave software, select the signals you want to view and Click Insert on the left corner to insert the signals in the wave window. Once the desired signals are selected, click on Reload (Figure 2).
- 10. You can observe the countdown in the waveform displayed in the GTKWave software. The same results can also be observed in the Logger of the ForgeFPGA Workshop software. The countdown value can be observed in the Logger along with its corresponding time unit it occurs at.

8. Conclusions

This application note shows how the SLG47910 can be used to count down from a user specified value and how the width of the number can be determined using \$clog2() function accurately. This testcase is available for download (<u>AN-FG-007 Countdown Timer Example.ffpga</u>). If interested, please contact the ForgeFPGA Business Support Team.

9. Revision History

	Revision	Date	Description
ſ	1.0	01-April-2022	Initial Version
	2.0	23-Feb-2024	Updated according to BB revision



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.