The IDT 89HT0832P 16-lane, 8Gbps PCIe 3.0 Retimer offers top analog performance, advanced digital processing and diagnostic features. It can correct total jitter (Rj and Dj), with operating parameters determined automatically by Link Equalization Procedure. The 89HT0832P is optimized for demanding 8Gbps applications in computing, storage, and communications.
Title | Type | Date | |
---|---|---|---|
PDF1.23 MB
|
Datasheet
|
||
PDF583 KB
|
Application Note
|
||
PDF460 KB
|
Application Note
|
||
ZIP9 KB
|
Carrier/Package
|
||
PDF112 KB
|
Device Errata
|
||
PDF385 KB
|
Manual - Hardware
|
||
PDF1.85 MB
|
Manual - Hardware
|
||
PDF254 KB
|
Other
|
||
ZIP1.91 MB
|
Other
|
||
PDF284 KB
|
Other
|
||
PDF422 KB
|
Overview
|
||
PDF1.30 MB
|
Product Brief
|
||
PDF2.67 MB
|
Product Brief
|
||
PDF100 KB
|
Product Change Notice
|
||
PDF113 KB
|
Product Change Notice
|
||
PDF513 KB
|
Product Change Notice
|
||
ZIP2.25 MB
|
Schematic
|
||
PDF167 KB
|
Schematic
|
The 89KTT0832P retimer evaluation board is designed to enable quick in-system testing of Renesas’s 16-lane, 8Gbps, PCIe 3.0 Retimer IC product.
This board features a...
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Description
The IDT 89HT0832P is the industry's first 32-channel (16-lane) PCI Express 3.0 retimer capable of 8 Gbps-per-channel transfers, providing a total of 256 Gbps of communication bandwidth for data-intensive applications. The 89HT0832P is protocol-aware to support the PCIe 3.0-compliant equalization procedure for receiver and transmitter configuration, which eases system design-in complexity, and insures reliable low bit-error-rate (BER) operation with any PCI Express 3.0-compliant device, expansion card, or host bus adapter (HBA). The Retimer's receivers include a high-performance continuous-time linear equalizer (CTLE) analog front-end followed by a five-tap decision feedback equalizer (DFE) and clock-data-recovery (CDR) circuit. This high-performance input with dynamic optimization can recover poor quality input signals, correct random and deterministic jitter, and boost transmit amplitude -- enabling communication over long cables, long traces, or system backplanes. Presented by Ken Curt, Product manager at IDT. Learn more about IDT's signal integrity products at www.idt.com/go/SIP.
Transcript