RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0106A/E	Rev.	1.00	
Title	Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification				
		Lot No.					
Applicable Product	RL78/I1D Group All lots		Reference Document	RL78/I1D User's Manual: Hardware Rev. 2.30 R01UH0474EJ0230 (Jun. 2020)			

This document describes misstatements found in the RL78/I1D User's Manual: Hardware Rev. 2.30 (R01UH0474EJ0230).

Corrections

Applicable Item	Applicable Page	Contents
8.3.5 Real-time clock control register 1 (RTCC1)	Page 297	Incorrect descriptions revised
Figure 8 - 22 Procedure for Reading Real-time Clock 2	Page 312	Incorrect descriptions revised
Figure 8 - 23 Procedure for Writing Real-time Clock 2	Page 313	Incorrect descriptions revised
34.3.2 Supply current characteristics	Page 866 to Page 870	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



		Pages in this			
No.		Document No.	English	R01UH0474EJ0230	document for corrections
1	8.3.5 R	eal-time clock control	register 1 (RTCC1)	Page 297	Page 3
2	Figure 8	3 - 22 Procedure for R	eading Real-time Clock 2	Page 312	Page 4
3	Figure 8	Page 4			
4	34.3.2 \$	Supply current charac	teristics	Page 866 to Page 870	Page 5 to Page 8

Incorrect: Bold with underline; Correct: Gray hatched

Revision History

RL78/I1D Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0106A/E	Jan. 19, 2023	First edition issued
		Corrections No.1 to No.4 revised (this document)



1. 8.3.5 Real-time clock control register 1 (RTCC1) (Page 297)

Incorrect:

Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)

Address:	FFF9EH	After reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	2	<1>	<0>
RTCC1	WALE	WALIE	RITE	WAFG	RIFG	0	RWST	RWAIT
	RWST			Wait stat	us flag of real	-time clock 2		
	0	Counter is	operating.					
	1	Mode to re	ad or write	counter value	9.			
	This status	flag indicates	whether the	setting of the	RWAIT bit is	valid.		
	is 1.							

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2							
0	0 Sets counter operation.							
1	Stops SEC to YEAR counters. Mode to read or write counter value.							
This bit controls	s the operation of the counter.							
Be sure to write	e 1 to it to read or write the counter value.							
As the counter back to 0.	(16-bit) is continuing to run, complete reading or writing within one second and turn							
After RWAIT is	set to 1, it takes up to one free clock cycle before reading/writing the count value is							
enabled (RWS	enabled (RWST = 1). When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the							
event of overflo	event of overflow until RWAIT = 0, then counts up. ^{Notes 1, 2}							
However, wher	it wrote a value to second count register, it will not keep the overflow event.							

Date: Jan. 19, 2023

Correct:

Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)

Address	Address: FFF9EH At		I R/W								
Symbol	<7>	<6>	<5>	<4>	<3>	2	<1>	<0>			
RTCC1	WALE	WALIE	RITE	WAFG	RIFG	0	RWST	RWAIT			
	RWST Wait status flag of real-time clock 2										
	0	Counter i	Counter is operating.								
	1	Mode to r	ead or write	counter value	Ð.						
	This status	flag indicates	whether the	setting of the	RWAIT bit is	valid.					
	Before rea	ding or writing	the counter	value, confirr	n that the valu	ie of this flag	g is 1.				
	Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing										
	is completed, the RWST bit is set to 0.										

RWAIT	Wait control of real-time clock 2							
0	Sets counter operation.							
1	Stops SEC to YEAR counters. Mode to read or write counter value.							
This bit controls the operation of the counter.								
Be sure to write	e 1 to it to read or write the counter value.							
As the counter	(16-bit) is continuing to run, complete reading or writing within one second and turn							
back to 0. When	n reading or writing to the counter is required while generation of the alarm interrupt is							
enabled, first set	the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).							
Then, complete constant-period	Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.							
After RWAIT is	set to 1, it takes up to one frace clock cycle before reading/writing the count value is							
enabled (RWS	Γ = 1). When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the							
event of overflo	w until RWAIT = 0, then counts up. ^{Notes 1, 2}							
However when	it wrote a value to second count register, it will not keen the overflow event							



2. Figure 8 - 22 Procedure for Reading Real-time Clock 2 (Page 312)

Incorrect:

- Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
- **Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

3. Figure 8 - 23 Procedure for Writing Real-time Clock 2 (Page 313)

Incorrect:

- **Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
- **Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
- Caution 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

Date: Jan. 19, 2023

Correct:

- Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
- **Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

Correct:

- Note 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
- **Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.
- Caution 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
- Caution 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
- **Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.



4. 34.3.2 Supply current characteristics (Page 866 to Page 870)

Incorrect:

34.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

$(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions					TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operating mode	HS (high-speed main) mode	fiH = 24 MHz ^{Note 3} , TA = -40 to +105°C	Basic operation	V _{DD} = 3.0 V		1.4		mA

T									
I		LP (low-power main)	f _{MX} = 1 MHz ^{Note 2} ,	Normal	V _{DD} = 3.0 V	Square wave input	100	190	μA
I		(MCSEL = 1)	TA = -40 to +85°C	operation		Resonator connection	136	250	
I		(f _{MX} = 1 MHz Note 2,	Normal	V _{DD} = 2.0 V	Square wave input	100	190	
I			T _A = -40 to +85°C	operation		Resonator connection	136	250	

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le AV_{DD} = V_{DD} \le 3.6 \text{ V}, \text{ Vss} = AV_{SS} = 0 \text{ V})$

 $(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{\text{DD}} = \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

(2/4)

Parameter	Symbol		Conditions						MAX.	Unit
Supply current	IDD1	Operating	Subsystem clock	fsx = 32.768 kHz,	Normal operation	Square wave input		3.2	6.1	μA
Note 1		mode	operation	T _A = -40°C Note 4		Resonator connection		3.3	6.1	

						1	1
		fiL = 15 kHz, TA = +85°C Note 6	Normal operation		2.3	8.7	
		fiL = 15 kHz, TA = +105°C Note 6	Normal operation		3.0	20.9	

- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do. not include the current flowing into the A/D converter, operational amplifier, comparator, LVD circuit... I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 4. When the high-speed system clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped. When ultra-low-power consumption oscillation is set (AMPHS1, AMPHS0) = (1, 0). The values do not include the current flowing into the real-time clock 2, 12-bit interval timer, and watchdog timer.

Date: Jan. 19, 2023

Correct:

34.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(TA = +85 to +105°C, 2.4 V \leq AV_{DD} = V_{DD} \leq 3.6 V, V_{SS} = AV_{SS} = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operating mode	HS (high-speed main) mode	fi _H = 24 MHz ^{Note 3} , T _A = -40 to +105°C	Basic operation	V _{DD} = 3.0 V		1.4		mA

	LP (low-power main)	f _{MX} = 1 MHz Note 2,	Normal	V _{DD} = 3.0 V	Square wave input	100	190	μA
	(MCSEL = 1)	T _A = -40 to +85°C	operation		Resonator connection	136	250	
	(f _{MX} = 1 MHz Note 2,	Normal	V _{DD} = 2.0 V	Square wave input	100	190	
		T _A = -40 to +85°C	operation		Resonator connection	136	250	

(TA = -40 to +85°C, 1.6 V \leq AV_{DD} = V_{DD} \leq 3.6 V, V_{SS} = AV_{SS} = 0 V)

$(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(2/4)

(1/4)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	IDD1	Operating	Subsystem clock	fsx = 32.768 kHz,	Normal operation	Square wave input		3.2	6.1	μA
Note 1		mode	operation	T _A = -40°C Note 4		Resonator connection		3.3	6.1	Ī
										r
				fiL = 15 kHz, TA = +85°C Note 6	Normal operation			2.3	8.7	1
				fu = 15 kHz TA = +105°C Note 6	Normal operation			3.0	20.9	

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.

• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

- **Note 2.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 3. When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 4. When the high-speed system clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped. When ultra-low-power consumption oscillation is set (AMPHS1, AMPHS0) = (1, 0).



- Note 5. When the high-speed system clock, high-speed on-chip oscillator clock, sub clock, and low-speed on-chip oscillator clock are stopped. The MAX values include the current of peripheral operation except BGO. operation, and the STOP leakage current. However, the real-time clock 2, watchdog timer, LVD circuit, and A/D converter are stoppe3d.
- Note 6. When the high-speed system clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and sub clock are stopped.
- Note 7. When the high-speed system clock, high-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fill: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsx: Sub clock frequency (XT1 clock oscillation frequency)
- Remark 6. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or low-speed on-chip oscillator clock frequency)
- Remark 7. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 19, 2023

- Note 5. When the high-speed system clock, high-speed on-chip oscillator clock, sub clock, and low-speed on-chip oscillator clock are stopped.
- **Note 6.** When the high-speed system clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and sub clock are stopped.
- Note 7. When the high-speed system clock, high-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- **Remark 5.** fsx: Sub clock frequency (XT1 clock oscillation frequency)
- Remark 6. fsuB: Subsystem clock frequency (XT1 clock oscillation frequency or low-speed on-chip oscillator clock frequency)
- Remark 7. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

 $(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode	fin = 24 MHz Note 4, TA = -40 to +85°C	V _{DD} = 3.0 V		0.37	1.83	mA

fiL = 15 kHz, TA =	+85°C Note 6	0.80	3.30	
fil = 15 kHz, TA =	+105°C Note 6	2.00	17.30	

- Note 1. Total current flowing into Vbb, including the input leakage current flowing when the level of the input pin is fixed to Vbb or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, operational amplifier, comparator, LVD, circuit, J/Q ports, and on-chip.pull-up/pull-down resistors, and the current flowing during data flash. rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- Note 3. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 4. When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 5. When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and highspeed on-chip oscillator clock are stopped. When RTCLPC = 1 and ultra-low-power consumption oscillation is set (AMPHS1, AMPHS0) = (1, 0). The values include the current flowing into the real-time clock 2. However, the values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, high-speed system clock, and sub clock are stopped.
- Note 7. When the high-speed system clock, high-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fill: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsx: Sub clock frequency (XT1 clock oscillation frequency)
- Remark 6. fsue: Subsystem clock frequency (XT1 clock oscillation frequency or low-speed on-chip oscillator clock frequency)
- **Remark 7.** Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$

Date: Jan. 19, 2023

(3/4)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

$(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Supply current ID02 HALT HS (high-speed main) mode f _H = 24 MHz ^{Note 4} . Voc = 3.0 V 0.37 1.83 mA Note 1 Note 2 mode TA = -40 to +85°C V 0.37 1.83 mA	Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
	Supply current Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode	fiH = 24 MHz Note 4, TA = -40 to +85°C	VDD = 3.0 V		0.37	1.83	mA

	fil = 15 kHz, TA = +85°C	Note 6	0.80	3.30	
	fi∟ = 15 kHz, T _A = +105°0	C Note 6	2.00	17.30	

Note 1.	Total current flowing into VDD, including the input leakage current flowing when the level of the input pin
	is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main),
	LV (low-voltage main), and LP (low-power main) modes.
	The currents in the "TYP." column do not include the operating currents of the peripheral modules.
	The currents in the "MAX." column include the operating currents of the peripheral modules, except
	for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down
	resistors, and those flowing while the data flash memory is being rewritten.
	In the subsystem clock operation, the currents in both the "IYP," and "MAX." columns do not include
	flowing into the real-time clock 2
Note 2. W	/hen the HALT instruction is executed in the flash memory.
Note 3. W	/hen the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip
o	scillator clock, and sub clock are stopped.
Note 4. W	hen the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock,
а	nd sub clock are stopped.
Note 5. W	hen the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock,
а	nd highspeed on-chip oscillator clock are stopped. When RTCLPC = 1 and ultra-low-power consumption
o	scillation is set (AMPHS1, AMPHS0) = (1, 0).
Note 6. W	hen the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, high-speed system
с	lock, and sub clock are stopped.
Note 7. W	hen the high-speed system clock, high-speed on-chip oscillator clock, low-speed on-chip oscillator clock,
а	nd sub clock are stopped.
Remark 1.	fмx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock
	frequency)
Remark 2.	f⊮: High-speed on-chip oscillator clock frequency (24 MHz max.)
Remark 3.	fім: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
Remark 4.	f⊩: Low-speed on-chip oscillator clock frequency
Remark 5.	fsx: Sub clock frequency (XT1 clock oscillation frequency)
Remark 6.	fsub: Subsystem clock frequency (XT1 clock oscillation frequency or low-speed on-chip oscillator clock
	frequency)



(3/4)

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

$(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{\text{DD}} = \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

(4/4)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current	IDD3	STOP mode	TA = -40°C		0.16	0.51	μA
Note 1	Note.2	Note 3	TA = +25°C		0.22	0.51	
			TA = +50°C		0.27	1.10	
			TA = +70°C		0.37	1.90	
			TA = +85°C		0.60	3.30	
			T _A = +105°C		1.50	17.00	

- Note 1. Total current flowing into Vbb, including the input leakage current flowing when the level of the input pin is fixed to Vbb or Vss. The MAX values include the peripheral operating current. However, these values. do not include the current flowing into the A/D converter, operational amplifier, comparator, LVD. circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash. rewrite.
- Note 2....The values do not include the current flowing into the real-time clock 2, 12-bit interval timer, and watchdog timer.
- Note.3. For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

Date: Jan. 19, 2023

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

$(T_A = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{\text{DD}} = \text{V}_{\text{DD}} \le 3.6 \text{ V}, \text{V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current	IDD3	STOP mode	TA = -40°C		0.16	0.51	μA
Note 1		Note 2	TA = +25°C		0.22	0.51	
			TA = +50°C		0.27	1.10	
			TA = +70°C		0.37	1.90	
			TA = +85°C		0.60	3.30	
			TA = +105°C		1.50	17.00	

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

Note 2. For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.



(4/4)