Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

HITACHI SEMICONDUCTOR TECHNICAL UPDATE

Classification of Production	Micro-controller				No	TN-SH7	-397A/E
THEME	Revision of the incorrect i mation in the SH7144 Har Manual and information o use of the I ² C bus interfac	dware n the	Classification of Information	 Spec change Supplement Documents Limitation o 	of		ge of Mask ge of Production Line
PRODUCT NAME	SH7144 series	Lot No.	Reference Documents	SH7144 Series Hardware Mar		Rev.	Effective Date Permanent

Incorrect information in the SH7144 Hardware Manual has been revised. In addition, the limitation on use of the I^2C bus interface is now described.

1. Incorrect information

Revision 1: Model names in list of on-chip memory capacities on page 2

(Incorrect) Version	Model Name	ROM	RAM	Remarks	
Flash memory	HD64F7144	256 kbytes	8 kbytes		
version	HD64F7145	256 kbytes	8 kbytes		
Mask ROM	HD6437144	256 kbytes	8 kbytes		
version	HD6437145	256 kbytes	8 kbytes		

(Correct)

Version	Model Name	ROM	RAM	Remarks	
Flash memory	HD64F7144 <u>F50*</u>	256 kbytes	8 kbytes		
version	HD64F7145 <u>F50*</u>	256 kbytes	8 kbytes		
Mask ROM	HD6437144 <u>F50*</u>	256 kbytes	8 kbytes		
version	HD6437145 <u>F50*</u>	256 kbytes	8 kbytes		

Note: Under development

(Incorrect)						
Model N			I/O Por	ts I	nput Ports	
HD64F7144/F			74		8	
HD64F7145/F	HD643714	.5	98		8	
(Correct) Model N	lame		I/O Por	ts I	nput Ports	
HD64F7144 <u>F</u>			74		8	
HD64F7145 <u>E</u>	<u>`50*</u> /HD64	37145 <u>F50*</u>	98		8	
ision 3: Moc (Incorrect))	*	•	-		D*- D*4-1
Model Na			0	Code	Body Size	Pin Pitch
HD64F7144/F HD64F7145/F		· ·		FP-112B FP-144F	20.0 ×20.0 mm 20.0 ×20.0 mm	0.65 mm 0.5 mm
(Correct)						
` ,						
Model Na	ime		Package	Code	Body Size	Pin Pitch
HD64F7144 <u>E</u>		37144 <u>F50*</u>	Package QFP-112	Code FP-112B	Body Size 20.0 ×20.0 mm	Pin Pitch 0.65 mm
	` <u>50*</u> /HD64 ` <u>50*</u> /HD64		_			
HD64F7144 <u>F</u> HD64F7145 <u>F</u>	2 <u>50*</u> /HD64 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u>	37145 <u>F50*</u> e select in	QFP-112 LQFP-144 Table 3.2 or	FP-112B FP-144F	20.0 ×20.0 mm 20.0 ×20.0 mm	0.65 mm 0.5 mm
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc	2 <u>50*</u> /HD64 2 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u>	37145 <u>F50*</u>	QFP-112 LQFP-144 Table 3.2 or	FP-112B FP-144F	20.0 ×20.0 mm 20.0 ×20.0 mm	0.65 mm 0.5 mm
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect)	2 <u>50*</u> /HD64 2 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u>	37145 <u>F50*</u> e select in Pin Se	QFP-112 LQFP-144 Table 3.2 or	FP-112B FP-144F 1 page 44 Clo	20.0 ×20.0 mm 20.0 ×20.0 mm оск Ratio (Input Clo Clock (ф)	0.65 mm 0.5 mm ck = 1)
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N	2 <u>50*</u> /HD64 2 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u>	37145 <u>F50*</u> e select in <u>Pin Se</u> <u>MD3</u>	QFP-112 LQFP-144 Table 3.2 or tting MD2	FP-112B FP-144F n page 44 Clo System (20.0 ×20.0 mm 20.0 ×20.0 mm оск Ratio (Input Clo Clock (ф) 1	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P¢)
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N	2 <u>50*</u> /HD64 2 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u>	$\frac{37145 \underline{F50}^{*}}{\underline{Pin Se}}$ $\frac{\underline{Pin Se}}{\underline{MD3}}$ 0	QFP-112 LQFP-144 Table 3.2 or tting MD2 0	FP-112B FP-144F 1 page 44 Clo System (x	20.0 ×20.0 mm 20.0 ×20.0 mm ock Ratio (Input Clo Clock (φ) 1 2	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P¢) x 1
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N 0 1	2 <u>50*</u> /HD64 2 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u>	$\frac{37145 \underline{F50}^{*}}{\underline{Pin Se}}$ $\frac{\underline{Pin Se}}{\underline{MD3}}$ 0 0	QFP-112 LQFP-144 Table 3.2 or tting 0 1	FP-112B FP-144F 1 page 44 Clo System (x x	20.0 ×20.0 mm 20.0 ×20.0 mm ock Ratio (Input Clo Clock (φ) 1 2 4	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P¢) x 1 x 2
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N 0 1 2 3 (Correct)	<u>50*</u> /HD64 <u>50*</u> /HD64 <u>velopment</u> <u>ck mode</u> Number <u>Pin Set</u>	37145 <u>F50*</u> e select in Pin Se MD3 0 0 1 1 1 tting	QFP-112 LQFP-144 Table 3.2 or tting 0 1 0 1	FP-112B FP-144F Clo System (X X X X X X X X X X X X X X X X X X X	20.0 ×20.0 mm 20.0 ×20.0 mm ock Ratio (Input Clo Clock (φ) 1 2 4 4 4 atio (Input Clock =	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P¢) x 1 x 2 x 4* x 2 1)
HD64F7144 <u>F</u> HD64F7145 <u>F</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N 0 1 2 3	2 <u>50*</u> /HD64 2 <u>50*</u> /HD64 2 <u>ck mode</u> Number	37145 <u>F50*</u> e select in Pin Se MD3 0 0 1 1	QFP-112 LQFP-144 Table 3.2 or tting 0 1 0	FP-112B FP-144F Clo System (X X X X X X X X X X X X X X X X X X X	20.0 ×20.0 mm 20.0 ×20.0 mm ock Ratio (Input Clo Clock (φ) 1 2 4 4 4 4 4 2 2 4 4 2 2 4 4 2 2 4 2 2 4 4 2 2 4 2 2 4 2 2 2 4 2	$0.65 \text{ mm} \\ 0.5 \text{ mm} \\ \hline \\ \textbf{ck = 1)} \\ \hline \textbf{Peripheral Clock (P\phi)} \\ \hline x 1 \\ \hline x 2 \\ \hline x 4^* \\ \hline x 2 \\ \hline x 4^* \\ \hline x 2 \\ \hline \end{array}$
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N 0 1 2 3 (Correct) Clock Mode Number	2 <u>50*</u> /HD64 2 <u>50*</u>	37145 <u>F50*</u> <u>e select in</u> <u>Pin Se</u> <u>MD3</u> 0 0 1 1 tting <u>MD2</u>	QFP-112 LQFP-144 Table 3.2 or tting 0 1 0 1 System Clock	FP-112B FP-144F Clo System (X X X X X X X X X X X X X X X X X X X	20.0 ×20.0 mm 20.0 ×20.0 mm ock Ratio (Input Clo Clock (φ) 1 2 4 4 4 atio (Input Clock = Peripheral Clock (Ρφ)	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P¢) x 1 x 2 x 4* x 2 1) System Clock Output (CI
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Clock (Incorrect) Clock Mode N 0 1 2 3 (Correct) Clock Mode N 0 0 1 2 3 0 Clock Mode Number 0 0	250*/HD64 250*/HD64 260 / HD64 260 / HD	37145 <u>F50*</u> e select in Pin Se MD3 0 1 1 1 tting MD2 0	QFP-112 LQFP-144 Table 3.2 or tting 0 1 0 1 0 1 5ystem Clock x 1	FP-112B FP-144F Clo System (X X X X X X X X X X X X X X X X X X X	20.0 ×20.0 mm 20.0 ×20.0 mm 20.0 ×20.0 mm Clock (φ) 1 2 4 4 4 4 4 4 2 4 4 2 4 4 2 4 4 4 2 2 4 4 4 2 2 4 4 4 2 2 4 4 4 2 2 4 4 4 2 2 2 2 2 2 2 2 2 2 2 2 2	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P\phi) x 1 x 2 x 4* x 2 1) System Clock Output (Cl x 1
HD64F7144 <u>E</u> HD64F7145 <u>E</u> Note: Under dev ision 4: Cloc (Incorrect) Clock Mode N 0 1 2 3 (Correct) Clock Mode Number	2 <u>50*</u> /HD64 2 <u>50*</u>	37145 <u>F50*</u> <u>e select in</u> <u>Pin Se</u> <u>MD3</u> 0 0 1 1 tting <u>MD2</u>	QFP-112 LQFP-144 Table 3.2 or tting 0 1 0 1 System Clock	FP-112B FP-144F Clo System (X X X X X X X X X X X X X X X X X X X	20.0 ×20.0 mm 20.0 ×20.0 mm ock Ratio (Input Clo Clock (φ) 1 2 4 4 4 atio (Input Clock = Peripheral Clock (Ρφ)	0.65 mm 0.5 mm ck = 1) Peripheral Clock (P¢) x 1 x 2 x 4* x 2 1) System Clock Output (CI

Incorrect	t)			
	Version		Model Name	Package (Package Code)
SH7144	Flash memory version	Standard Product	HD64F7144	QFP-112 (FP-112B)
	Mask ROM version	Standard Product	HD6437144	QFP-112 (FP-112B)
SH7145	Flash memory version	Standard Product	HD64F7145	LQFP-144 (FP-144F)
	Mask ROM version	Standard Product	HD6437145	LQFP-144 (FP-144F)
Correct)				
Correct)	Version		Model Name	Package (Package Code)
Correct) SH7144	Version Flash memory version	Standard Product	Model Name HD64F7144 <u>F50</u>	Package (Package Code) QFP-112 (FP-112B)
· · ·				
	Flash memory version	Product Standard	HD64F7144 <u>F50</u>	QFP-112 (FP-112B)

Revision 5: List of type names in Appendix C on page 714

Note: Under development

2. Information on Use of I²C Bus Interface

(1) In slave transmit operation of the I^2C bus interface module, when ICDR is read from or ICCR is read from or written to at the moment address reception is switched to data transmission, erroneous data may be transmitted.

In normal transmit operation, when a first frame is received and the received address matches, the TRS bit is automatically set to 1 and transmit mode is entered if the R/W bit of the 8th clock cycle is 1. The SCL pin is then fixed to low from the fall of the 9th clock of the first frame until the transmit data is written to the ICDR register.

However, when ICDR is read from or ICCR is read from or written to within 6 peripheral clock cycles (half-tone dot-meshing area in figure 1) after the rising edge of the 9th transmit/receive clock for address reception of the first frame, the SCL pin is not fixed low after the fall of the 9th clock for the first frame. The master device starts sending clock signals before the slave device has written transmit data to ICDR. As a result, data in the ICDR shift register is output to the SDA pin, and erroneous data is transmitted to the master device.




Figure 1 Scheme of Slave Transmit Operation

In slave transmit operation, do not read from ICDR or read from or write to ICCR during the period indicated by half-tone dot-meshing in figure 1.

For the interrupt processing that normally occurs in synchronization with the rising edge of the 9th transmit/receive clock, reading from ICDR or reading from or writing to ICCR causes no problems because the prohibited period ends before transiting to the interrupt processing.

To ensure that this interrupt processing is carried out, satisfy either of the following conditions.

- i) Before the next slave address reception starts, complete the ICDR read operation and ICCR read/write operation.
- ii) Monitor the BC2 to BC0 bits (bit counters 2 to 0) in ICMR, and when the BC2 to BC0 bits are all cleared to 0 (8th or 9th clock), wait for at least two transmit/receive clocks before reading from ICDR or reading from or writing to ICCR to avoid the period in which these operations will cause a failure.

(2) To change, without transiting to the stop condition, from slave transmit operation (TRS = 1) to next address receive operation (TRS= 0) by the input of resumption condition, clear TRS to 0 during time period (a) in figure 2, when the I2C bus interface in the SH7144 series is in slave mode.

In slave mode, the TRS bit setting in ICCR becomes valid as soon as the bit is set during the period from when the rising edge of the 9th clock or a stop condition is detected to the next rising edge at the SCL pin (period (a) in figure 2).

However, for any other period (i.e., period (b) in figure 2), the TRS bit setting is retained until the next rising edge of the 9th clock or a stop condition is detected, so that the TRS bit setting does not become valid immediately.

Accordingly, in the address reception following input of a resumption condition, the internally effective TRS bit setting remains 1 (transmit mode), and the acknowledge bit that should be transmitted at the end of address reception is not transmitted at the 9th transmit/receive clock.




Figure 2 Scheme of TRS Bit Setting in Slave Mode