Date: Jan. 16, 2019

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A028A/E	Rev.	1.00	
Title	Revision of Documents Associated with R-IN Series User's Manual	Information Category	Technical Notification			
		Lot No.				
Applicable Product			Reference Document	R-IN32M4-CL2 Series (See below for details)		nts

This is to report revisions of the R-IN32M4-CL2 Series documents listed in the "Reference Documents" below.

Please use the products covered in this report in consideration with the revised contents.

The item marked with "•" is strongly related to device specifications and constraints.

1. Applicable Products

Product Type	Model Marking	Product Code
R-IN32M4-CL2	R9J03G019GBG	R9J03G019GBG

2. Reference Documents

Doc. No. in this TU	Document Title	Renesas Document Number	Previous Edition	Revised Edition
1	R-IN32M4-CL2 User's Manual	R18UZ0033EJ****	V1.02	V2.00
2	R-IN32M4-CL2 User's Manual: Peripheral Modules	R18UZ0035EJ****	V2.00	V3.00
3	R-IN32M4-CL2 User's Manual: Board design edition	R18UZ0046EJ****	V1.00	V2.00
4	R-IN32M4-CL2 Programming Manual: Driver	R18UZ0038EJ****	V2.01	V3.00
5	R-IN32 Series User's Manual (CC-Link Remote device	R18UZ0056EJ****	V1.01	V1.02
	station)			

Date: Jan. 16, 2019

3. Revision Contents

Doc.	Item	Revisions (Section Number)	Previous	Revision Type
No. in	No.	Trovisions (Social Transcr)	Edition's	Troviolen Type
this			Page	
TU			Number	
1	1-1	1.2 Functional Overview	3, 24, 27,	New function
		2.1 List of Pins	47, 61, 62,	
		2.1.14 Trace Pins	63	
		2.5 Buffer Type of Pins and Handling of Unused Pins		
		6. CC-Link IE Field (Intelligent Device Station)		
1	1-2	1.5 Base Addresses of the System Registers Area	-	Complement
1	1-3	2.1.11 CC-Link Pins (intelligent device station)	25	Error correction
1	1-4	3. Memory Maps: Figure 3.1	50	Error correction
1	1-5	3. Memory Maps: Figure 3.1 and Figure 3.5	50, 53	Note addition
1	1-6	3. Memory Maps: Figure 3.5	53	Error correction
1	1-7	7.2 Port Configuration	65	Expression alignment
1	1-8	7.2 Port Configuration	65	Note alignment
1	1-9	8.8.4 External MCU Interface Pins ◆	131	Error correction
		(1) Synchronous mode		
1	1-10	8.8.4 External MCU Interface Pins ◆	142	Error correction
		(4) Synchronous SRAM type transfer mode		
1	1-11	8.8.4 External MCU Interface Pins	143, 144	Complement
		Figure 8.17, Figure 8.18, Figure 8.19 and Figure 8.20		
1	1-12	8.8.5 Serial Flash ROM Interface •	145	Error correction
2	2-1	2.3.4 Operations for Reset	2-11	Complement
2	2-2	5.1 Selecting the Boot Mode	5-1	Expression alignment
2	2-3	8.3.4.1 MIIM Register (GMAC_MIIM)	8-9	Expression alignment
2	2-4	8.3.4.5 RX Mode Register (GMAC_RXMODE)	8-12	Error correction
2	2-5	8.3.4.6 TX Mode Register (GMAC_TXMODE)	8-14	Error correction
2	2-6	8.3.4.6 TX Mode Register (GMAC_TXMODE)	8-14	Error correction
2	2-7	8.4.1.2 Flow of Processing for Issuing the Hardware Function	8-33	Complement
		Call ◆		
2	2-8	8.4.1.3 Buffer Allocator	8-33	Error correction
2	2-9	8.4.1.3 Buffer Allocator	8-36	Error correction
2	2-10	8.4.1.3 Buffer Allocator	8-37	Error correction
2	2-11	8.4.1.4 MAC DMA Controller	8-44	Error correction
2	2-12	8.4.1.4 MAC DMA Controller	8-45	Error correction
2	2-13	8.4.1.4 MAC DMA Controller	8-50	Error correction
2	2-14	8.4.1.4 MAC DMA Controller	8-50	Complement
2	2-15	8.4.1.5 Buffer RAM DMA Controller	8-52	Error correction

No. in this TU 2 2-2 2	2-16 2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26	Revisions (Section Number) 8.4.1.5 Buffer RAM DMA Controller 8.4.2 Interrupts 8.4.2 Interrupts 8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	Previous Edition's Page Number 8 -52 8-56 8-58 - 9-4 9-5 10-20 10-17 to 10-24 12-3 12-17, 12-18	Error correction Error correction Complement Note addition Error correction Error correction Error correction Error correction Error correction Expression alignment Note addition Error correction Error correction
this TU 2	2-16 2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26	8.4.2 Interrupts 8.4.2 Interrupts 8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	Page Number 8 -52 8-56 8-58 - 9-4 9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Complement Note addition Error correction Error correction Error correction Expression alignment Note addition Error correction
TU 2	2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26 2-27	8.4.2 Interrupts 8.4.2 Interrupts 8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	Number 8 -52 8-56 8-58 - 9-4 9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Complement Note addition Error correction Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2	2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26 2-27	8.4.2 Interrupts 8.4.2 Interrupts 8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	8 -52 8-56 8-58 - 9-4 9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Complement Note addition Error correction Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2	2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26 2-27	8.4.2 Interrupts 8.4.2 Interrupts 8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	8-56 8-58 - 9-4 9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Complement Note addition Error correction Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2	2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26	8.4.2 Interrupts 8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	8-58 - 9-4 9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Complement Note addition Error correction Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2	2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26	8.5 Notes 9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	- 9-4 9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Note addition Error correction Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2	2-20 2-21 2-21 2-22 2-23 2-24 2-25 2-26 2-27	9.3.1 List of Registers, (5) Timer Module Registers 9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2	2-21 2-22 2-23 2-24 2-25 2-26 2-27	9.3.1 List of Registers, (6) DLR Module Registers 10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	9-5 10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2	2-22 2-23 2-24 2-25 2-26 2-27	10.7 Memory Access Timing Examples 10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	10-20 10-17 to 10-24 12-3 12-3 12-17, 12-18	Error correction Expression alignment Note addition Error correction
2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-3 2 2-3	2-23 2-24 2-25 2-26 2-27	10.7 Memory Access Timing Examples 12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	10-17 to 10-24 12-3 12-3 12-17, 12-18	Expression alignment Note addition Error correction
2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-2 2 2-3 2 2-3	2-24 2-25 2-26 2-27	12.1 Memory Map 12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	10-24 12-3 12-3 12-17, 12-18	Note addition Error correction
2 2-2 2 2-2 2 2-2 2 2-2 2 2-3 2 2-3	2-25 2-26 2-27	12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	12-3 12-3 12-17, 12-18	Error correction
2 2-2 2 2-2 2 2-2 2 2-2 2 2-3 2 2-3	2-25 2-26 2-27	12.1 Memory Map 12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	12-3 12-17, 12-18	Error correction
2 2-2 2 2-2 2 2-2 2 2-3 2 2-3	2-26	12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	12-17, 12-18	
2 2-2 2 2-2 2 2-3 2 2-3 2 2-3	2-27	(2) HOSTIF bus control register (HIFBCC) 12.2.5 Control Registers	12-18	Error correction
2 2-2 2 2-3 2 2-3 2 2-3		12.2.5 Control Registers		
2 2-2 2 2-3 2 2-3 2 2-3			40.40	
2 2-2 2 2-3 2 2-3	2-28	(-)	12-18	Note addition
2 2-2 2 2-3 2 2-3	2-28	(2) HOSTIF bus control register (HIFBCC)		
2 2-3 2 2-3		12.2.5 Control Registers	12-20	Error correction
2 2-3 2 2-3		(4) HOSTIF page ROM control register (HIFPRC)		
2 2-3	2-29	14.1.1 Overview	14-2	Expression alignment
	2-30	14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)	14-86	Note addition
2 2-3	2-31	14.6 Interrupt Output	14-91	Expression alignment
	2-32	20.4.2 Master/Slave Connections	20-38,	Expression alignment
			20-39	
2 2-3	2-33	21.3 (6) IICBn high-level width setting register (IICBnWH)	21-14	Error correction
2 2-3	2-34	21.6.1 Single Transfer Mode	21-42	Error correction
		(3) Example of communications in single transfer mode (slave		
		reception)		
2 2-3	2-35	25.7 System Protect Command Register (SYSPCMD)	25-7	Complement
2 2-3	2-36	25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)	25-18	Error correction
2 2-3	2-37	25.11.2 Noise Filter Operation	25-23	Error correction
2 2-3	2-38	26. Debugging	26-1	Expression alignment
	3-1	7. Guide to Thermal Design	22	Expression alignment
3 3-	3-2	7.3 Notes	-	Newly added
	3-3	15. CSIH Pins	-	Newly added
	3-4	24. Countermeasure for Noise	-	Newly added
	4-1	3.2.1 Memory Maps	12, 15	Note addition
4 4-	4-2	3.2.1 Memory Maps	12	Error correction
	4-3	3.2.1 Memory Maps	15	Error correction
	4-4	6.4.1 Initialization of IIC Controller ◆	34	Error correction
	4-5	6.5.5 Confirmation of Received Data (for Slave)	45	Error correction
	5-1	Specified Parts and Recommended Parts	4	Complement
	5-2	CC-Link Remote Device Station Pins	6, 8	Complement
	5-3	6.1 Setting the Number of Occupied Stations	9	Complement
	5-4	14.1 Circuit Design in General, (3) Questions and Answers	72	Complement
0 0	-	Related to Switches, Connectors, and Terminal Blocks	12	Complement



No.1-1 1.2 Functional Overview, 2. Pin Functions and 6. CC-Link IE Field [1/2]

A feature "remote device station" was added to CC-Link IE Field and the notation of the feature "intelligent device station" alone was deleted.

	V1.02		V2.00				
Page	Description		Page	Revised Description			
3	[Table 1.1 Overview of R-IN32M4-CL2 (2/2)]		3	[Table 1.1 Overview of R-IN32M4-CL2 (2/2)]			
	Product R-IN32M4-CL2				Product Item	R-IN32M4-CL2	2
	CC-Link IE CC-Link IE Field (intelligent device statio	n)			CC-Link IE CC-Link IE Field (intellige	ent device station	and remote device station)
24	[2.1 List of Pins]			24	[2.1 List of Pins]		
	2.1.10 CC-Link IE Field Pins (Intelligent Device Station)				2.1.10 CC-Link IE Field Pins		
27	[2.1.14 Trace Pins]			27	[2.1.14 Trace Pins]		
	Note: This pin function is multiplexed with a pin function For information on the multiplexed functions of the CC-Link IE Field Pins (Intelligent Device Station). The initial setting is for input and the pin is switche BUSCLK cycles after the RSTOUTZ pin has been defrom the reset state.	port pins, see		Note: This pin function is multiplexed w For information on the multiplexe 2.1.10, CC-Link IE Field Pins. The initial setting is for input and BUSCLK cycles after the RSTOUT release from the reset state.	d functions of th	e port pins, see section ed from input to output in 20	
47	[2.5 Buffer Type of Pins and Handling of Unused Pins]			47	[2.5 Buffer Type of Pins and Handling of Unused Pins]		
	2.5.5 CC-Link IE Field (Intelligent Device Station) Pin				2.5.5 CC-Link IE Field Pin		
61	[6. CC-Link IE Field (Intelligent Device Station)]			61	[6 CC-Link IE Field]		
	6. CC-Link IE Field (Intelligent Device Station)				6 CC-Link IE Field		
	[6. CC-Link IE Field (Intelligent Device Station)] 6.1 CC-Link IE Field (Intelligent Device Station) Control Regist	ters			[6 CC-Link IE Field] 6.1 CC-Link IE Field Control Registers		
	[Table 6.2 Overview of the Bus Control Registers]			[Table 6.2 Overview of the Bus Control R	egisters]		
	Register Name	Symbol	Address		Register Name	Symbol	Address
	CC-Link IE Field (intelligent device station) bus size control register	CIEBSC	400A 4004H		CC-Link IE Field bus size control register	CIEBSC	400A 4004H
	CC-Link IE Field (intelligent device station) bus bridge control	CIESMC	400A 4008H		CC-Link IE Field bus bridge control register	CIESMC	400A 4008H
	register CC-Link IE Field (intelligent device station) clock gate register	CIECLKGTD	BASE + 0938H		CC-Link IE Field clock gate register	CIECLKGTD	BASE + 0938H

No.1-1 1.2 Functional Overview, 2. Pin Functions and 6. CC-Link IE Field [2/2]

A feature "remote device station" was added to CC-Link IE Field and the notation of the feature "intelligent device station" alone was deleted.

	V1.02	V2.00			
Page	Description	Page	Revised Description		
62	[6. CC-Link IE Field (Intelligent Device Station)]	62	[6 CC-Link IE Field]		
	6.1.1 CC-Link IE Field (Intelligent Device Station) Bus Size Control Register (CIEBSC)		6.1.1 CC-Link IE Field Bus Size Control Register (CIEBSC)		
	The CIEBSC register is for setting the data bus width for access to the CC-Link IE Field (intelligent device station). When using the CC-Link IE Field (intelligent device station), set the bits of this register to 0000 FFFFH.		The CIEBSC register is for setting the data bus width for access to the CC-Link IE Field. When using the CC-Link IE Field, set the bits of this register to 0000 FFFFH.		
	[6. CC-Link IE Field (Intelligent Device Station)]		[6 CC-Link IE Field]		
	6.1.2 CC-Link IE Field (Intelligent Device Station) Bus Bridge Control Register (CIESMC)		6.1.2 CC-Link IE Field Bus Bridge Control Register (CIESMC)		
	The CIESMC register is used for access control. When using the CC-Link IE Field (intelligent device station), be sure to set the bits of this register to 0000 0050H.		The CIESMC register is used for access control. When using the CC-Link IE Field, be sure to set the bits of this register to 0000 0050H.		
63	[6. CC-Link IE Field (Intelligent Device Station)]	63	[6 CC-Link IE Field]		
	6.1.3 CC-Link IE Field (Intelligent Device Station) Clock Gate Register (CIECLKGTD)		6.1.3 CC-Link IE Field Clock Gate Register (CIECLKGTD)		

No.1-2 1.5 Base Addresses of the System Registers Area

The description on the base addresses of the system registers area was added.

	V1.02	V2.00			
Page	Description	Page	Revised Description		
-	[1.5 Base Addresses of the System Registers Area]	6	[1.5 Base Addresses of the System Registers Area		
	N/A		The addresses of registers given in the subsequent sections are relative to the base		
	IVA		addresses. In access to the registers via the external MCU interface, the base address is		
			D_0000H. In access by the internal CPU or DMA controller, the base address is		
			4001_0000H. • In access by the CPU or DMA controller BASE = 4001_0000H • In access via the external microcontroller interface BASE = D_0000H		


No.1-3 2.1.11 CC-Link Pins (Intelligent Device Station)

Functional description for the CC-Link (intelligent device station) pins were modified.

				V1.02							V2.00		
•						Page			F	Revised Description			
	[2.1.11 CC-Link Pins (Intelligent Device Station)]				26	[2.1.11 CC-Link P	ins (Intellige	nt De	vice Station)]				
	Function Name	Pin Name	I/O	Description	Active	Level during Reset		Function Name	Pin Name	I/O	Description	Active	Level du
	CCM_LINKERRZ	P20	0	Link error LED control output	Low	Hi-Z (high)		CCM LINKERRZ	P20	0	Link error LED control output	Low	Hi-Z (high
	CCM_ERRZ	P21	0	Error LED control output				CCM_ERRZ	P21	0	Not used		(9.
	CCM_RUNZ	P26	0	RUN LED control output				CCM_RUNZ	P26	0	RUN LED control output		
	CCM_MDIN0- CCM_MDIN3	P62-P65	I	Transfer rate and mode setting switch input	-			CCM_MDIN0-	P62-P65	I	Transfer rate setting input	-	
	CCM_SNIN0- CCM_SNIN7	P70-P77	-	Station no. setting switch input				CCM_SNIN0-	P70-P77	I	Station no. setting switch input		
	CCM_LNKRUNZ	P32	0	Link Run LED control output	Low			CCM_LNKRUNZ	P32	0	Link Run LED control output	Low	
	CCM_RDLEDZ	P33	0	Receive data LED control output				CCM_RDLEDZ	P33	0	Receive data LED control output		
	CCM_SDLEDZ	RP00	0	Transmit data LED control output				CCM_SDLEDZ	RP00	0	Transmit data LED control output		
	CCM_IRLZ	P43	0	Interrupt output port				CCM_IRLZ	P43	0	Interrupt signal output from		
	CCM_WDTENZ	P12	I	Watchdog timer error input							communications circuit		
	CCM_MSTZ	P66	0	Operation check LED				CCM_WDTENZ	P12	1	Watchdog timer error input		
	CCM_SMSTZ	RP01	0	Standby master LED control output				CCM_MSTZ	P66	0	Not used		
	CCM_RD	P54	1	Communications circuit data	-			CCM_SMSTZ	RP01	0	Not used		
	CCM_SD	P56	0	reception pin Communications circuit data				CCM_RD	P54	1	Communications circuit data reception pin	-	
				transmission pin				CCM_SD	P56	0	Communications circuit data		
	CCM_SDGCZ	P57	0	Communications circuit transmit	Low						transmission pin		
				data & gate control pin		_		CCM_SDGCZ	P57	0	Communications circuit transmit	Low	
	CCM_STMON3	EXTP7	0	Status output							data & gate control pin		
	CCM_CLK80M	-	I	CC-Link clock input (80 MHz)		-		CCM_STMON3	EXTP7	0	Status output		
							1	CCM_CLK80M	-	1	CC-Link clock input (80 MHz)		-

No.1-4 3. Memory Maps

Locations of instruction RAM area and instruction RAM mirror area were corrected.




No.1-5 3. Memory Maps

Note regarding instruction RAM mirror area was added.

	V1.02		V2.00					
Page	Description	Page	Revised Description					
50	[Figure 3.1 Entire Memory Map] N/A	51	[Figure 3.1 Entire Memory Map] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.					
53	[Figure 3.5 External MCU Interface Space] Note. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see Figure 3.1 Entire Memory Map.		 [Figure 3.5 External MCU Interface Space] Notes 1. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO are to the synchronous burst memory controller control registers. For details, see Figure 3.1, Entire Memory Map. 2. The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory Map in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M4-CL2 User's Manual: Peripheral Modules. 					
			BOOT1 BOOT0 Boot Mode Access Destination Area Remarks 0 0 External memory boot External MCU interface is disabled 0 1 External serial flash Rom boot Access disabled 1 0 External MCU boot Instruction RAM area 1 Instruction RAM boot Instruction RAM area Enabled only for debugging					

No.1-6 3. Memory Maps

Locations of Instruction RAM area and instruction RAM mirror area were corrected. A note regarding instruction RAM mirror area was added.



No.1-7 7.2 Port Configuration

"Application and Operation" for the port function control registers and the port function control expansion registers was modified.

		V1.02		V2.00						
Page	Page Description				Page Revised Description					
65	[7.2 Port Configuration]			66	[7.2 Port Configuration]					
	Register Name	Application a	nd Operation		Register Name	Application a	and Operation			
		Read	Write			Read	Write			
	Port function control	If more than two pin functions	If more than two pin functions		Port function control registers	Used to read which function is selected for the multiplexed pin.	Used to select the function of the multiplexed pin.			
	registers	are multiplexed on port pins,	are multiplexed on port pins,		(PFCn, RPFCm, EXTPFCp)					
	(PFCn, RPFCm, EXTPFCp)	the corresponding register is	the corresponding register is		Port function control expansion					
		used to read which functions	used to select which functions		registers					
		are selected.	are to be used.		(PFCEn, RPFCEm, EXTPFCEp)					
	Port function control	If more than three pin	If more than three pin							
	expansion registers	functions are multiplexed on	functions are multiplexed on							
	(PFCEn, RPFCEm,	port pins, the corresponding	port pins, the corresponding							
	EXTPFCEp)	register is used to read which	register is used to select							
		functions are selected.	which functions are to be							
			used in combination with the							
			PFCn register.							

No.1-8 7.2 Port Configuration

Maximum value for HWAITZ valid data output delay time (tDKHWTV) was modified.

	V1.02	V2.00				
Page	Description	Page	Revised Description			
65	[7.2 Port Configuration] Cautions-1. If a port-pin-having-multiple-multiplexed-functions-which-include-an-external-interrupt-input-is-set-to-control-mode-by-using-the-PMCn-or-RPMCm-register, and the-multiplexed-function-is-an-input, the-external-interrupt-input-is-also-multiplexed. 2. Operation-is-not-guaranteed-if-the-setting-has-been-made-not-to-allocate-a-multiplexed-pin. For-example, if-multiplexed-functions-2-and-4-are-not-allocated-in-the-same-way-as-the-P14 pin, operation-does-not-proceed-correctly-even-if-the-bits-of-the-PFC-and-PFCE-registers-for-the-given-function-are-set-to-1. For the-allocation-of-multiplexed-pins, see-section-7.4, List-of-Selectable-Multiplexed-Functions.	66	[7.2 Port Configuration] Caution: Operation is not guaranteed if an unsupported function is allocated to the multiplexed pin. For example, if multiplexed function 2 is allocated to the P00 pin, which does not support multiplexed function 2, operation does not proceed correctly. For the allocation of multiplexed pins, see section 7.4, List of Selectable Multiplexed Functions.			

No.1-9 8.8.4 External MCU Interface Pins, (1) Synchronous mode

Maximum value for HWAITZ valid data output delay time (tDKHWTV) was modified.

	V1.02				V2.00										
Description							Revised Description								
[(1) S	[(1) Synchronous mode]						[(1) S	[(1) Synchronous mode]							
No.	No. Parameter Symbol MIN MAX Unit						No.	Parameter	Symbol	MIN	MAX	Unit			
13	HWAITZ valid data output delay time (for HBUSCLK↑)	tDKHWTV	2.0	<mark>10.0</mark>	ns		13	HWAITZ valid data output delay time (for HBUSCLK↑)	tDKHWTV	2.0	<mark>11.0</mark>	ns			
	No.	[(1) Synchronous mode] No. Parameter	[(1) Synchronous mode] No. Parameter Symbol	Description [(1) Synchronous mode] No. Parameter Symbol MIN	Description [(1) Synchronous mode] No. Parameter Symbol MIN MAX	[(1) Synchronous mode] No. Parameter Symbol MIN MAX Unit	Description Page	Description	Description Page Revised Description Page Page	Description Page Revised Description [(1) Synchronous mode] 133 [(1) Synchronous mode] No. Parameter Symbol MIN MAX Unit No. Parameter Symbol	Description Page Revised Description [(1) Synchronous mode] 133 [(1) Synchronous mode] No. Parameter Symbol MIN MAX Unit No. Parameter Symbol MIN	Description			

No.1-10 8.8.4 External MCU Interface Pins, (4) Synchronous SRAM type transfer mode

Maximum values for HWAITZ output delay time (tDKPHWT and tDKNHWT) were modified.

		V1.02					V2.00							
Page	e Description							Revised Description						
142	[(4) Synchronous SRAM type transfer mode]						144	[(4) Synchronous SRAM type transfer mode]						
	No. Parameter Symbol MIN MAX Unit					Unit		No.	Parameter	Symbol	MIN	MAX	Unit	
	28	HWAITZ output delay time (for HBUSCLK↑)	tDKPHWT	2.0	10.0	ns		28	HWAITZ output delay time (for HBUSCLK↑)	tDKPHWT	2.0	11.0	ns	
	29	HWAITZ output delay time (for HBUSCLK↓)	tDKNHWT	2.0	<mark>10.0</mark>	ns		29	HWAITZ output delay time (for HBUSCLK↓)	tDKNHWT	2.0	<mark>11.0</mark>	ns	

No.1-11 8.8.4 External MCU Interface Pins, (4) Synchronous SRAM type transfer mode

Timing waves were partially modified and remarks were added.

	V1.02		V2.00
Page	Description	Page	Revised Description
_	N/A	145	[Figure 8.17 External MCU Interface Write Timing (MEMCSEL = H, ADMUXMODE = L)] A timing wave was added.
_	N/A	146	[Figure 8.18 External MCU Interface Read Timing (MEMCSEL = H, ADMUXMODE = L)] A timing wave was added.
143	[Figure 8.17External MCU Interface Write Timing (MEMCSEL = H, ADMUXMODE = H)]	147	[Figure 8.19 External MCU Interface Write Timing (MEMCSEL = H, ADMUXMODE = H)] The specification which applies when ADMUXMODE = L was removed from the given timing wave. A remark was added stating that the source address depends on data bus width.
144	[Figure 8.18External MCU Interface Read Timing (MEMCSEL = H, ADMUXMODE = H)]	148	[Figure 8.20 External MCU Interface Read Timing (MEMCSEL = H, ADMUXMODE = H)] The specification which apples when ADMUXMODE = L was removed from the given timing wave. A remark was added stating that the source address depends on data bus width.


No.1-12 8.8.5 Serial Flash ROM Interface

Specifications of t_{DSMCSCK} and t_{DSMCKCS} were modified.

	al Flash ROM Interface] Parameter	Description Symbol	Conditions				Page 149	[8.8.5 Serial Flash ROM Interface]	evised Desc	ription			
	•	Symbol	Conditions		ı	,	149	[8.8.5 Serial Flash ROM Interface]					
Delay time he	Parameter	Symbol	Conditions										
Delay time he			Conditions	MIN	MAX	Unit		Parameter	Symbol	Conditions	MIN	MAX	Unit
Delay time be	petween SMCSZ falling and SMSCK	t _{DSMCSCK}	C _L = 15 pF	7.5 ^{Note}	-	ns		Delay time between SMCSZ falling and SMSCK	tosmosok	C _L = 15 pF	6.0 Note	-	ns
rising			Freq = 50 MHz					rising		Freq = 50 MHz			
Hold time from	om SMSCK rising to SMCSZ rising	tosmokos	C _L = 15 pF	11.5 Note	-	ns		Hold time from SMSCK rising to SMCSZ rising	tosmckcs	C _L = 15 pF	9.0 Note	-	ns
			Freq = 50 MHz							Freq = 50 MHz			

No.2-1 2.3.4 Operations for Reset

Timing charts were modified.



No.2-2 5.1 Selecting the Boot Mode

Signal name corrected (STCSZ0 → CSZ0)

			V2.00					V3.00					
Page			Descri	otion	Page								
5-1	[Table 5	.1 Selec	ting the Boot Mode]		5-1	[Table 5	.1 Selec	cting the Boot Mode]					
	BOOT1	воото	Boot Mode	Boot Area		BOOT1	воото	Boot Mode	Boot Area				
	0	0	External memory boot	Memory connected to the STCSZ0 pin of the external bus interface		0	0	External memory boot	Memory connected to the CSZO pin of the external bus interface				
	0	1	External serial flash ROM boot	Serial flash ROM		0	1	External serial flash ROM boot	Serial flash ROM				
	1	0	External MCU boot	Instruction RAM		1	0	External MCU boot	Instruction RAM				
	1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM		1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM				
		J is boote	mory boot mode] Indicate the desired from the external memory con	nnected to the <mark>STCSZ0</mark> pin of the external bus		,	J is boote	mory boot mode] ed from the external memory cor	nnected to the <mark>CSZ0</mark> pin of the external bus				

No.2-3 8.3.4.1 MIIM Register (GMAC_MIIM)

Caution was modified.

	V2.00		V3.00
Page	Description	Page	Revised Description
8-9	[8.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is effective for the management interface selected	8-9	[8.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is only effective when the general-purpose Ethernet
	by the MAC select register (MACSEL). In other cases, writing to this register has no effect and the value read is undefined.		port is selected by the MAC select register (MACSEL). In other cases, writing to this register has no effect and the value read is undefined.

No.2-4 8.3.4.5 RX Mode Register

(GMAC_RXMODE) Description of the SFRXFIFO bit

			V2.00				V3.00		
Page			Description	Page	·				
8-12	[8.3.4.5 RX N	lode Regist	er (GMAC_RXMODE)]	8-12	8-12 [8.3.4.5 RX Mode Register (GMAC_RXMODE)]				
	Bit Position	Bit Name	Description		Bit Position	Bit Name	Description		
	29	SFRXFIFO	Store & Forward For RX FIFO		29	SFRXFIFO	Store & Forward For RX FIFO		
			1: Store & Forward mode				1: Store & Forward mode		
			The reception DMA controller does not start to operate until data up to the end of the frame is written in RX FIFO.				The reception DMA controller starts to operate after data up to the end of the frame is written to the RX FIFO buffer.		
			0: Cut through mode				0: Cut through mode		
							The reception DMA controller starts to operate after the number of words set in the RRTTH2-0 bits is written to the RX FIFO buffer.		
					•				

No.2-5 8.3.4.6 TX Mode Register (GMAC_TXMODE)

Description of the SF bit was modified and Caution 2 was added.

			V2.00				V3.00				
Page			Description	Page							
8-14				8-14	[8.3.4.6 TX M	ode Registe	r (GMAC_TXMODE)]				
	Bit Position	Bit Name	Description		Bit Position	Bit Name	Description				
	29 SF Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Transmission starts after words of data specified in the FSTTH1-0 bits are written to the TX FIFO buffer. Caution: LPTXEN must be set to 1 since the frame size may exceed the maximum size of 1518 bytes while management tag insertion of the Ethernet switch is						Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Setting prohibited. Note 2 New must be set to 1 since the frame size may exceed the maximum lists bytes while management tag insertion of the Ethernet switch				
			e SWTAGEN bit in the ETHSWMTC register is 1).			is enable 2. Setting this bit	led (the SWTAGEN bit in the ETHSWMTC register is 1). the SF bit to 0 is prohibited. Always start operation after setting to 1. For details, see section 8.5.1, Transmitting Data in ough Mode.				


No.2-6 8.3.4.6 TX Mode Register (GMAC_TXMODE)

Bits 15 and 14 (FSTTH) were changed to reserved

			V2.00			V3.00	
Page			Description		Page	ge Revised Description	
8-14	GWAC TXMODE N STANDON N ST	9 28 27 262524 9 0 0 0 0 NEWRWRW 0 0 0 Bit Name FSTTH1-0 15 TO OT 11	Description 2322212019181716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 0 0 0 0 0 0 0 0 0 0	4009 0028H Initial value 0 0 0000 0000H	8-14		09 8H ial ue

No.2-7 8.4.1.2 Flow of Processing for Issuing the Hardware Function Call

Figure 8.3 Flow of Processing for Issuing the Hardware Function, modified



No.2-8 8.4.1.3 Buffer Allocator

The description on an generation of an exception,

	V2.00		V3.00
Page	Description	Page	Revised Description
8-33	[(1) Functional Overview]	8-34	[(1) Functional Overview]
	To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. Writing to an area which has not been secured by the CPU has no effect, but access to such area by the hardware function DMAC leads to the generation of an exception.		To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. When writing to an area which has not been secured, access by the CPU or MAC DMA controller generates an interrupt, whereas access to such area by the buffer RAM DMA controller generates an interrupt or returns an exception to the return value register R0 depending on the type of hardware function calls.

No.2-9 8.4.1.3 Buffer Allocator

Return value registers, modified

		V	2.00		V3.00					
Page	Description				Page Revised Description					
8-36	[(2) Buffer Cont Table 8.3 HWFN	rol Operation, (e) Lis C_LongBuffer_Get]	t of hardware function calls	8-37	[(2) Buffer Table 8.3	Control Operation, (e) List HWFNC_LongBuffer_Get]	of hardware function calls			
	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26] 1 [25:18] LLID [17: 0] 0		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:24] 3'b100 [23:18] LLID [17: 0] 0			

No.2-10 8.4.1.3 Buffer Allocator

Return value registers, modified

		V	2.00			V3.00						
Page			Description	Page								
8-37		rol Operation, (e) Lis NC_ShortBuffer_Get]	t of hardware function calls	8-38		I Operation, (e) List (_ShortBuffer_Get]	of hardware function calls					
	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26] 0 [25:18] SBID [18: 0] 0		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:25] 2'b00 [24:18] SBID [17: 0] 0					

No.2-11 8.4.1.4 MAC DMA Controller

Example modified

	V2.00	V3.00			
Page	Description	Page	Revised Description		
8-44	 [(2) DMA for the Reception MAC, (b) Usage] Procedure for reading and releasing buffers [Example of reading and releasing a buffer] (1) Read the BUFID register (2) Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of received words. (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LLID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0 (4) After using the buffer, specify the start address as an argument and issue the buffer release function call to release the buffer. 	8-45	[(2) DMA for the Reception MAC, (b) Usage] Procedure for reading and releasing buffers [Example of reading and releasing a buffer] (1) Read the BUFID register (2) Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of received words. (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:18]: Equivalent to the bits [15:7] in the BUFID [17:11]: Equivalent to the bits [6:0] in the BUFID [10: 0]: Always 0 (4) After using the buffer, specify the start address as an argument and issue the buffer release function call to release the buffer.		

Date: Jan. 16, 2019

No.2-12 8.4.1.4 MAC DMA Controller

The description modified

	V2.00	V3.00			
Page	Page Description		Revised Description		
8-45	[(2) DMA for the Reception MAC, (c) List of hardware function calls]	8-46	[(2) DMA for the Reception MAC, (c) List of hardware function calls]		
	If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.		If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. If an error occurs while the hardware function call is running, an interrupt is generated.		

No.2-13 8.4.1.4 MAC DMA Controller

The description modified

	V2.00		V3.00
Page	Description	Page	Revised Description
8-50	[(3) DMA for the Transmission MAC, (d) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.		[(3) DMA for the Transmission MAC, (d) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.
	and the state of goods, the		If an error occurs while the hardware function call is running, an interrupt is generated.

No.2-14 8.4.1.4 MAC DMA Controller

The description on the return value register R0,

		V2.00		V3.00				
Page	Page Description				age Revised Description			
8-50		FNC_MACD	ion MAC, (d) List of hardware function calls MA_TX_Errstat] [0]: Memory Access Violation [1]: Memory Access Timeout All 0s	8-52	Table 8.12 HWFN Return value regis R0[1:0]	IC_MACDM/ sters Result	[0]: Memory Access Violation • Access to the buffer that is not acquired • The number of transfer bytes is not correct • The start address of the descriptor is not on a 64-bit boundary. [1]: Memory Access Timeout • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) • Releasing the buffer automatically is failed	
					R0[28:2]	Unused	All 0s	

No.2-15 8.4.1.5 Buffer RAM DMA Controller

The description modified

V2.00			V3.00				
Page	Page Description		Revised Description				
8-52	[(2) DMA Transfer, (d) List of hardware function calls]	8-54	[(2) DMA Transfer, (d) List of hardware function calls]				
	If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.		If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads HWFNC_Direct_Memory_Transfer and HWFNC_Direct_Memory_Replace to return an exception to the return value register R0, whereas it leads HWFNC_INTBUFF_DMA_Start and HWFNC_INTBUFF_DMA_Start (Descriptor) to generate an interrupt.				

No.2-16 8.4.1.5 Buffer RAM DMA Controller The

description on argument registers, modified

	V2.00				V3.00				
Page	Page Description				Revised Description				
8-52	8-52 [(2) DMA Transfer, (d) List of hardware function calls Table 8.13 HWFNC_Direct_Memory_Transfer]					r, (d) List of hardware C_Direct_Memory_Tra			
	Argument registers				Argument registers	_			
	R4[31:0]	Address where the destination area for	Specifies the address where the destination area for transfer starts.		R4[31:0]	Address where the source area for transfer	Specifies the address where the source area for transfer starts.		
		transfer starts				starts			
	R5[31:0]	Address where the source area for transfer starts	Specifies the address where the source address for transfer starts.		R5[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.		
		_1	I .		<u> </u>	1			

No.2-17 8.4.2 Interrupts

The condition to generate an MACDMA transmission error interrupt, that is related to operations for transmission, modified

		V2	.00	V3.00			
Page			Description	Page		Re	vised Description
8-56	3-56 [Table 8.17 Interrupts Related to Operations for Transmission]			8-58	[Table 8.17 Interrupts	Related to Operati	ons for Transmission]
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts		Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts
	MACDMA transmission error interrupt	INTETHTXDERR	This interrupt is generated when the address field of a descriptor is outside the range of the buffer, the number of bytes for transfer is invalid, or a descriptor is not set to start on a 64-bit boundary. Modify the settings of the transmission descriptor for retransmission. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.		MACDMA transmission error interrupt	INTETHTXDERR	This interrupt is generated, when an error occurs while the transmission MAC DMA is operating. As there are several error sources, HWFNC_MACDMA_TX_Errstat is used to obtain the error source. Modify the settings of the transmission descriptor for retransmission. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.

No.2-18 8.4.2 Interrupts

The buffer RAM area access error was added to interrupts related to other operations.

		V	2.00			V3.00	
Page	Page Description				Revised Description		
8-58	[Table 8.19 Interrupts Related to Other Operations]				[Table 8.19 Interrupts Related to	Other Operations	5]
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts		Interrupt Name	Symbol	Conditions for Asserting and De-asserting
	N/A						Interrupts
					Buffer RAM area access error	INTBRAMERR	This interrupt is generated, if the buffer that is not
							acquired by the CPU is accessed. Since this
							interrupt is generated as a pulse, de-asserting the
							interrupt source is not required.

No.2-19 8.5 Notes

Notes regarding transmission in cut-through mode and transmission and reception of jumbo frames were added.

	V2.00	V3.00			
Page	Page Description		Revised Description		
-	[8.5.5 Transmitting Data in Cut-Through Mode]	8-87	[8.5.5 Transmitting Data in Cut-Through Mode]		
	N/A		Setting the SF bit (b29) of the TX Mode register (GMAC_TXMODE) to 0 may lead to generation of an unexpected TX FIFO underflow interrupt. To avoid this, always set this bit to 1 (Store & Forward mode).		
	[8.5.6 Jumbo Frames]		[8.5.6 Jumbo Frames]		
	N/A		This product does not support transmission and reception of frames exceeding 1,518 bytes, i.e. jumbo frames.		

No.2-20 9.3.1 List of Registers, (5) Timer Module

Registers Address of the interrupt status/ACK register,

	V2.00)			V3.00				
Page	Description		Page	Revi	sed Description				
9-4	[(5) Timer Module Registers]			9-4	[(5) Timer Module Registers]				
	Register Name	Symbol	Address		Register Name	Symbol	Address		
	Configuration and Setting				Configuration and Setting				
	Timer module configuration register	TSM_CONFIG	4007 C004H		Timer module configuration register	TSM_CONFIG	4007 C004H		
	Interrupt status/ACK register	TSM_IRQ_STAT_ACK	4007 0008H		Interrupt status/ACK register	TSM_IRQ_STAT_ACK	4007 C008H		
	• Transmit Timestamp (n = 0, 1)				• Transmit Timestamp (n = 0, 1)				
	Port timestamp control/status register n	PORTn_CTRL	4007 C020H +		Port timestamp control/status register n	PORTn_CTRL	4007 C020H + 0008H*n		
		0008H*n	41	Port timestamp register n	PORTn_TIME	4007 <mark>C024H</mark> + 0008H*n			
	Port timestamp register n PORTn_TIME 4007 0024H + 0008H*n				Timer Settings				
	Timer Settings				Timer control register	ATIME_CTRL	4007 C120H		
	Timer control register	ATIME_CTRL	4007 C120H		Timer nanosecond register	ATIME	4007 C124H		
	Timer nanosecond register	ATIME	4007 C124H		Timer offset correction register	ATIME_OFFSET	4007 C128H		
	Timer offset correction register	ATIME_OFFSET	4007 C128H		Timer periodic event generation register	ATIME_EVT_PERIOD	4007 C12CH		
	Timer periodic event generation register	ATIME_EVT_PERIOD	4007 C12CH		Timer drift correction register	ATIME_CORR	4007 C130H		
	Timer drift correction register	ATIME_CORR	4007 C130H		Timer increment register	ATIME_INC	4007 C134H		
	Timer increment register	ATIME_INC	4007 C134H		Timer second register	ATIME_SEC	4007 C138H		
	Timer second register	ATIME_SEC	4007 C138H		Timer offset correction count register	ATIME_OFFS_CORR	4007 C13CH		
	Timer offset correction count register	ATIME_OFFS_CORR	4007 C13CH			l	1		

No.2-21 9.3.1 List of Registers, (6) DLR Module

Registers Address of the interrupt status/ACK register,

	V2.00				V3.00				
ge	Des	scription		Page	Revise	ed Description			
5	[(6) DLR Module Registers]			9-5	[(6) DLR Module Registers]				
	Register Name	Symbol	Address		Register Name	Symbol	Address		
	Configuration and Setting				Configuration and Setting				
	DLR control register	DLR_CONTROL	4007 E000H		DLR control register	DLR_CONTROL	4007 E000H		
	DLR status register	DLR_STATUS	4007 E004H		DLR status register	DLR_STATUS	4007 E004H		
	DLR Ethernet type register	DLR_ETH_TYP	4007 E008H		DLR Ethernet type register	DLR_ETH_TYP	4007 E008H		
	DLR interrupt control register	DLR_IRQ_CTRL	4007 E00CH		DLR interrupt control register	DLR_IRQ_CTRL	4007 E00CH		
	DLR interrupt status/ACK register	DLR_IRQ_STAT_ACK	4007 E010H		DLR interrupt status/ACK register	DLR_IRQ_STAT_ACK	4007 E010H		
	DLR local MAC address low register	LOC_MACIo	4007 E014H		DLR local MAC address low register	LOC_MACIo	4007 E014H		
	DLR local MAC address high register	LOC_MAChi	4007 0018H		DLR local MAC address high register	LOC_MAChi	4007 <mark>E018H</mark>		
	Beacon Frame Parameters			Beacon Frame Parameters					
	DLR supervisor MAC address low register	SUPR_MACIo	4007 E020H		DLR supervisor MAC address low register	SUPR_MACIo	4007 E020H		
	DLR supervisor MAC address high register	SUPR_MAChi	4007 E024H		DLR supervisor MAC address high register	SUPR_MAChi	4007 E024H		
	DLR ring status/VLAN register	STATE_VLAN	4007 E028H		DLR ring status/VLAN register	STATE_VLAN	4007 E028H		
	DLR beacon timeout timer register	BEC_TMOUT	4007 E02CH		DLR beacon timeout timer register	BEC_TMOUT	4007 E02CH		
	DLR beacon interval register	BEC_INTRVL	4007 E030H		DLR beacon interval register	BEC_INTRVL	4007 E030H		
	DLR supervisor IP address register	SUPR_IPADR	4007 E034H		DLR supervisor IP address register	SUPR_IPADR	4007 E034H		
	DLR sub type/protocol version register	ETH_STYP_VER	4007 E038H		DLR sub type/protocol version register	ETH_STYP_VER	4007 E038H		
	DLR beacon invalid timeout timer register	INV_TMOUT	4007 E03CH		DLR beacon invalid timeout timer register	INV_TMOUT	4007 E03CH		
	DLR sequence ID register SEQ_ID 4007 E040H				DLR sequence ID register	SEQ_ID	4007 E040H		
	DLR statistics counters				DLR statistics counters				
	DLR MAC statistics counters	Refer to section エラー! 参照元が見つかりません。	Refer to section エラ ー! 参照元が見つかり ません。		DLR MAC statistics counters	See section エラー! 参照元 が見つかりません。	See section エラー! 参 元が見つかりません。		

No.2-22 10.7 Memory Access Timing Examples

The number of address setup waits in the SRAM write cycles was corrected.

	V2.00		V3.00
Page	Page Description		Revised Description
10-20	[Figure 10.11 SRAM Write Cycles (with No Wait)]		[Figure 10.11 SRAM Write Cycles (with No Wait)]
	BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle) DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (no wait)		BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle) DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (1 wait cycle)


No.2-23 10.7 Memory Access Timing Examples

Signal name corrected (STCSZn \rightarrow CSZn)

	V2.00	V3.00			
Page	Description	Page	Revised Description		
10-17 to 10-24	[10.7 Memory Access Timing Examples] Signal name corrected "STCSZn" was used. Figure 10.8 SRAM Read Cycles Figure 10.9 SRAM Read Cycles (with Wait Settings) Figure 10.10 SRAM Read Cycles (External Wait Insertion) Figure 10.11 SRAM Write Cycles (with No Wait) Figure 10.12 SRAM Write Cycles (with Wait States) Figure 10.13 SRAM Write Cycles (External Wait Insertion) Figure 10.14 Page ROM Read Cycles (Single Transfer) Figure 10.15 Page ROM Read Cycles (Four Burst Transfer)	10-17 to 10-24	[10.7 Memory Access Timing Examples] Signal name "CSZn" was used. Figure 10.8 SRAM Read Cycles Figure 10.9 SRAM Read Cycles (with Wait Settings) Figure 10.10 SRAM Read Cycles (External Wait Insertion) Figure 10.11 SRAM Write Cycles (with No Wait) Figure 10.12 SRAM Write Cycles (with Wait States) Figure 10.13 SRAM Write Cycles (External Wait Insertion) Figure 10.14 Page ROM Read Cycles (Single Transfer) Figure 10.15 Page ROM Read Cycles (Four Burst Transfer)		

No.2-24 12.1 Memory Map

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.2-25 12.1 Memory Map

Note regarding the instruction RAM mirror area was

V2.00		V3.00					
ge Description		Revised Description					
12-3 [Figure 12.1 External MCU Interface Space]			2.1 Exte	rnal MC	U Interface Space]		
 Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Memory Map, in the R-IN32M4-CL2 User's Manual. 		2. 1 3. 3.	synchror The uppe area to th 3.1, Entir The addr occurs w	nous SRA er 52 Kby ne synch re Memor resses of vill chang	AM supporting MCUs. tes of the AHB peripher, ronous burst memory co y Map, in the R-IN32M4- the instruction RAM mile according to the selec	al registers area covers ontroller control register CL2 User's Manual. ror area (768 Kbytes) w ted boot mode, as shov	the range from the GPIO rs. For details, see figure here access actually on in the table below. For
			BOOT1	воото	Boot Mode	Access Destination Area	Remarks
			0	0	External memory boot	_	External MCU interface is disabled
			0	1	External serial flash ROM boot	Reserved	Access disabled
			1	0	External MCU boot	Instruction RAM area	_
			1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
	Description [Figure 12.1 External MCU Interface Space] Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs. 2. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure	Description Page [Figure 12.1 External MCU Interface Space] 12-4 Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs. 2. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure	Description Page	[Figure 12.1 External MCU Interface Space] Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs. 2. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Memory Map, in the R-IN32M4-CL2 User's Manual. 3. The addroccurs we details, see figure 3.1, and a second services of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire the control registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire the control registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire the control registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire the control registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire the control registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire the control registers area covers the range from the GPIO area to the synchronous burst memory controller control registers.	[Figure 12.1 External MCU Interface Space] Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs. 2. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Memory Map, in the R-IN32M4-CL2 User's Manual. The addresses of occurs will change details, see sections.	Engure 12.1 External MCU Interface Space 12-4 [Figure 12.1 External MCU Interface Space] 12-4 Interface Space 12-4 Interface Space 12-4 Interface Space 12-4 Interface Space 12-4 Interface	Page Revised Description Page Revised Description

No.2-26 12.2.5 Control Registers, (2) HOSTIF Bus Control Register (HIFBCC)

The instruction RAM area was modified to the instruction RAM mirror area.

	V2.00							V3.00					
Page	Description			Page	Page Revised Description								
12-17	[(2) HOSTIF bus control register (HIFBCC)]						12-18	[(2) HOS	TIF bus co	ntrol register (HIF	BCC)]		
	Bit Position	Bit Name	Description					Bit Position	Bit Name	Description			
12-18	[Table 12		0: Advance re 1: Advance re	ading is disabled.	of the instruction RAM		12-19			0: Advance re 1: Advance re	ading is disabled.	of t <mark>he instruction RAM (</mark> and Page ROM Re	
	Selectable] Address Range Related Enable Bits						Selectab	ole]	Address	Range	Related Er	nable Bits	
	Target Ma	acro	MPU Space	Internal AHB Space	Advance Reading	Page ROM		Target M	acro	MPU Space	Internal AHB Space	Advance Reading	Page ROM
	Instruction	n RAM	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1		Instruction mirror are		0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1

No.2-27 12.2.5 Control Registers, (2) HOSTIF bus control register (HIFBCC)

Caution regarding access to the instruction RAM mirror area while advance reading is enabled was added.

	V2.00	V3.00		
Page	Description	Page	Revised Description	
12-18	[(2) HOSTIF bus control register (HIFBCC)] 12-19		[(2) HOSTIF bus control register (HIFBCC)]	
	Note: Some areas cannot be read in advance depending on the target macro even if advance reading is enabled.		Cautions 1. Some areas cannot be read in advance depending on the target macro even if advance reading is enabled. 2. If the last 16-byte area of the instruction RAM mirror area is read while advance reading is enabled, this will lead to assertion of the HERROUTZ pin.	

No.2-28 12.2.5 Control Registers, (4) HOSTIF page ROM control register (HIFPRC)

The instruction RAM area was modified to the instruction RAM mirror area.

	V2.00					V3.00				
Page	Page Description			Page	Revised Description					
12-20	2-20 [(4) HOSTIF page ROM control register (HIFPRC)]			12-21	[(4) HOSTIF page ROM control register (HIFPRC)]					
		Bit Name	Description		Bit Position	Bit Name	Description			
	Position 1	PAGEON1	Page ROM reading of the instruction RAM area is set up. 0: SRAM reading		1	PAGEON1	Page ROM reading of the instruction RAM mirror area is set up. 0: SRAM reading 1: Page ROM reading			
			1: Page ROM reading							

No.2-29 14.1.1 Overview

Description of skipping was modified.

	V2.00	V3.00				
Page	Description	Page	Revised Description			
14-2	[14.1.1 Overview]	14-2	[14.1.1 Overview]			
	Skipping A continuous access size and separation access size can be set respectively for the area for access in DMA transfer. After access to a set size for continuous access, the set separation access size can be skipped before access to the next address.		Skipping A continuous access size and skip space size can be set respectively for the area for access in DMA transfer. After access to a set size for continuous access, the set skip space size can be skipped before access to the next address.			

No.2-30 14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)

Note regarding external DMA transfer request inputs that are selected as DMA transfer trigger sources was added.

V3.00				
age Revised Description				
RTDTFR)]				
n of a DMA Trigger Source				
request) input Note				
request) input Note				
er request) input ^{Note}				
RTDTFR)]				
n the DMAREQZ0, DMAREQZ1, and et as DMA transfer trigger requests for the				
r r				


No.2-31 14.6 Interrupt Output

Settings related to interrupt putout waveform of the general DMA controller and the DMA controller for real-time ports were deleted.

		V2.00					V3.00		
		Description			Page		Revised D	escription	
[Table 14.9 General DMA Controller Interrupt Output]					14-92	[Table 14.9 Generation	al DMA Controller Interrupt	Output]	
s	Switch between Pulse			Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Interrupt Outp Mask		
Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Output and Interrupt Output	Interrupt Output Mask		INTDMAn	The DMA transaction is completed.	CHCFGn register DEM = 1	CHSTATn. INTM = 1
INTDMAn		CHCFGn register DEM = 1	DCTRL register LVINT = 0: Pulse	CHSTATn. INTM = 1			An invalid descriptor is read in link mode.	DIM in the header = 1	
		DIM in the header = 1	output LVINT = 1: Level			INTDMEERR	An error response is returned in response to a	- (Not available)	- (Not available)
	An error response is returned in response to a transfer request issued by the master	- (Not available)	output	- (Not available)			transfer request issued by the master interface.		
	interface.								
[Table 14.10 Into	errupt Output of DMA	Controller for Rea	I-Time Ports]		_	[Table 14.10 Intern	rupt Output of DMA Control	ler for Real-Time Ports]	
[Table 14.10 Into	errupt Output of DMA	Controller for Rea	Switch between Pulse	Interrupt	_	Table 14.10 Interr	rupt Output of DMA Control Interrupt Source	ler for Real-Time Ports] Interrupt Detection Mask	Interrupt Outp Mask
Table 14.10 Into	errupt Output of DMA	Controller for Rea	Switch between	Interrupt Output Mask				Interrupt Detection	
		Interrupt Detection	Switch between Pulse Output and Interrupt	Output		Interrupt Signal	Interrupt Source The DMA transaction is	Interrupt Detection Mask RTCHCFG register DEM	Mask RTCHSTAT.
Interrupt Signal	Interrupt Source The DMA transaction	Interrupt Detection Mask RTCHCFG	Switch between Pulse Output and Interrupt Output RTDCTRL register	Output Mask RTCHSTAT.		Interrupt Signal	Interrupt Source The DMA transaction is completed. An invalid descriptor is read	Interrupt Detection Mask RTCHCFG register DEM = 1	Mask RTCHSTAT. INTM = 1
Interrupt Signal	Interrupt Source The DMA transaction is completed. An invalid descriptor is read in link mode.	Interrupt Detection Mask RTCHCFG register DEM = 1 DIM in the header	Switch between Pulse Output and Interrupt Output RTDCTRL register LVINT = 0: Pulse output	Output Mask RTCHSTAT.		Interrupt Signal	Interrupt Source The DMA transaction is completed. An invalid descriptor is read in link mode. An error response is	Interrupt Detection Mask RTCHCFG register DEM = 1 DIM in the header = 1	RTCHSTAT.


No.2-32 20.4.2 Master/Slave Connections [1/2]

Diagram of connections between one master and one slave was modified. CSIH pin names were changed and the CSIHnTSSI pin was deleted.



No.2-32 20.4.2 Master/Slave Connections [2/2]

Diagram of connections between one master and two slaves was modified. CSIH pin names were changed and the CSIHnTSSI pin was deleted.



No.2-33 21.3 (6) IICBn high-level width setting register (IICBnWH)

Generation timing of t_{SU:STA} modified; t_{HD:DAT} added in the timing chart

		V2.00			V3.00					
Page		Description			Page		Revised Descrip	otion		
21-14	[Table 21.4 Conditions for Generating Serial Output Timing]					[Table 21.4	4 Conditions for Generating Serial Outpu	t Timing]		
	Symbol	Description	Standard Mode	Fast Mode		Symbol	Description	Standard Mode	Fast Mode	
	t _{HD:STA}	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK		t _{HD:STA}	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK	
	t _{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK		t _{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK	
	t _{HIGH} SCL high-level width period		IICB0WH / PCLK	IICB0WH / PCLK		t _{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK	
	tsu:sta	Start condition setup time	IICB0WL / PCLK	IICB0W <mark>L</mark> / PCLK		t _{SU:STA}	Start condition setup time	IICB0WL / PCLK	IICB0W <mark>H</mark> / PCLK	
	tsu:sto	Stop condition setup time IICB0W	IICB0WH / PCLK	IICB0WH / PCLK		tsu:sto	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK	
	tBUF	Bus free time (interval between stop condition and start condition) IICB0WL / PCLK IICB0WL / PCLK				t _{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK	
	t _{HD:DAT}	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK		t _{HD:DAT}	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK	
	SCLn — — SDAn	t _{LOW}	■ t _{SU:STA}	t _{BUF}		SCLn — SDAn	t _{LOW} t _{HO:STA} t _{HO:DAT}	t _{SU:STA}	t _{SU:STO}	

No.2-34 21.6.1 Single Transfer Mode, (3) Example of communications in single transfer mode (slave reception)

Unnecessary bit was deleted from <5> Data reception completion processing.

	V2.00	V3.00				
Page	Description	Page	Revised Description			
21-42	[<5> Data reception completion processing]	21-42	[<5> Data reception completion processing]			
	<5> Data reception completion processing • Set the <a href="https://www.iicharch.nic.nlc.nlc.nlc.nlc.nlc.nlc.nlc.nlc.nlc.nl</td><td></td><td><5> Data reception completion processing • Set the IICBnSLAC bit to 0. • Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK.					

No.2-35 25.7 System Protect Command Register

(SYSPCMD) Supplementary information was added to

	V2.00	V3.00				
Page	Description	Page	Revised Description			
25-7	[25.7 System Protect Command Register (SYSPCMD)]	25-7	[25.7 System Protect Command Register (SYSPCMD)]			
	Cautions 1. The registers cannot be written in steps <1>, <2>, and <3>.		Cautions 1. The registers cannot be written in steps <1>, <2>, and <3>.			
	Be sure to clear this bit to 0 after the completion of writing to an applicable register.		Be sure to clear this bit to 0 (setting for protection) after the completion of writing to an applicable register.			


No.2-36 25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)

Errors in the cautions were corrected (NFC0-NFC3 \rightarrow NFC0-NFC4).

	V2.00		V3.00
Page	Description	Page	Revised Description
Page 25-18	[25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)] These registers are used to set a noise elimination level of the input signals shown in 0. Cautions 1. When the input pulse width = NFC0-NFC3 setting value to (NFC0-NFC3 setting value – 1), whether to detect the signal as a valid signal or eliminate it as noise is undefined. 2. Interrupt input signals (INTPZ0 to INTPZ28 and NMIZ) and LED output signals of the gigabit Ethernet PHY are transferred through the edge specification circuit, but alternative functions other than interrupts are not transferred through the edge specification circuit. Effective edges of timer array unit input pins are specified by the timer array unit edge specification register. No edge specification function is provided for the RXD0 and RXD1 input signals.	Page 25-18	Revised Description [25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)] These registers are used to set a noise elimination level of the input signals shown in Table 25.1. Cautions 1. When the input pulse width = NFC0-NFC4 setting value to (NFC0-NFC4 setting value – 1), whether to detect the signal as a valid signal or eliminate it as noise is undefined. 2. Interrupt input signals (INTPZ0 to INTPZ28 and NMIZ) and LED output signals of the gigabit Ethernet PHY are transferred through the edge specification circuit, but alternative functions other than interrupts are not transferred through the edge specification circuit. Effective edges of timer array unit input pins are specified by the timer array unit edge specification register. No edge specification function is provided for the RXD0 and RXD1 input signals.
	3. When NFC0 to NFC3 registers are modified, an unintended interrupt may be generated in each register. Modify these registers in the Disable IRQ state, and then clear the corresponding interrupt pending bit.		3. When NFC0 to NFC4 registers are modified, an unintended interrupt may be generated in each register. Modify these registers in the Disable IRQ state, and then clear the corresponding interrupt pending bit.

No.2-37 25.11.2 Noise Filter Operation

Errors in the description and Figure 25.2 were corrected (NFC0 to NFC3 → NFC0 to NFC4).



No.2-38 26. Debugging

The recommended in-circuit emulator (ICE), modified

V2.00			V3.00		
Page	Description	Page	Revised Description		
26-1	[26. Debugging]	26-1	[26. Debugging]		
	The recommended in-circuit emulators (ICE) to be connected to an R-IN32M4 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA from Yokogawa Digital Computer Corporation.		The recommended in-circuit emulators (ICE) to be connected to an R-IN32M4 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA II from DTS INSIGHT Corporation.		

Date: Jan. 16, 2019

No.3-1 7. Guide to Thermal Design

Chapter title and section structure were modified.

V1.00			V2.00		
Page	Description	Page	Revised Description		
22	[7. Guide to Design]	22	[7. Thermal Design]		
	This section describes the thermal characteristics of the R-IN32M4-CL2, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M3-EC incorporates an Ethernet PHY module, large-capacity memory, and a regulator, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.		This section describes the thermal characteristics of the R-IN32M4-CL2, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M4-CL2 incorporates a Gigabit Ethernet PHY module and large-capacity memory, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.		

No.3-2 7.3 Notes

Complementary note was added.

	V1.00		V2.00				
Page	Description	Page	Page Revised Description				
-	N/A	30	7.3.1 Handling of Unused Pins If an unused pin is clamped to the GND or a power supply on the board, the corresponding pin must have the input attribute as a fixed setting. If it is set as an output, and the level at the point to which it is clamped is opposite that of the pin, a large steady-state current will continuously flow through the output buffer. On the other hand, if an unused pin is open-circuit on the board, the corresponding pin can have either the output attribute or the input attribute as a fixed setting, accompanied by enabling of the pull-up or pull-down resistor. Setting a pin as an input without enabling a pull-up or pull-down resistor may lead to the pin being in a floating state and the flow of a through-type current. Since the above factors lead to unnecessary heating, be sure to check the settings made by the software in these cases. R-IN32M4-CL2 VDD33 (3.3 V) Open-circuit (floating) Output mode disabled Output mode disabled				

No.3-3 15. CSIH Pins

Connection examples were added.

	V1.00	V2.00				
Page	Description	Page				
-	N/A	54	[15. CSIH Pins] Newly added 15. CSIH Pins Examples of connections of the R-IN32M4-CL2 with a CSI master and slave are given below. 15.1 One Master and One Slave The following figure illustrates the connections between one master and one slave. Figure 15.1 Direct Master/Slave Connection Remark: n = 0, 1			

No.3-4 24. Countermeasure for Noise

Description on stopping clock output as a countermeasure for noise was added.

	V1.00		V2.00	
Page	Description	Page	Revised Description	
-	N/A	68	[24. Countermeasure for Noise] Newly added 24.1 Stopping Clock Output If the BUSCLK pin is not in use, output on the pin from the R-IN32M4-CL2 can be stopped. See section 2.2.2, Clock Control Registers (CLKGTD0, CLKGTD1) in the R-IN32M4-CL2 User's Manual: Peripheral Modules regarding control of the GCBCLK bit in the CLKGTD1 register, which enables or disables output from the BUSCLK pin.	


No.4-1 3.2.1 Memory Maps

Note was added.

	V2.01		V3.00						
Page	Description	Page	Revised Description						
12	[Figure 3.2 Entire Memory Map]	12	[Figure 3	3.2 Entire	Memory I	Мар]			
	N/A		Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.						
15	[Figure 3.6 External MCU Interface Space]	15	[Figure 3.6 External MCU Interface Space] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.						
	N/A								
				BOOT1	воото	Boot Mode	Access Destination Area	Remarks	
				0	0	External memory boot	_	External MCU interface is disabled	
				0	1	External serial flash ROM boot	Reserved	Access disabled	
				1	0	External MCU boot	Instruction RAM area		
				1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging	


No.4-2 3.2.1 Memory Maps

Memory areas were corrected.



No.4-3 3.2.1 Memory Maps

Memory areas were corrected.



No.4-4 6.4.1 Initialization of IIC Controller

Timing setting values were modified and supplementary information was added.

	V2.01		V3.00			
Page	Description	Page	Revised Description			
34	[(4) Function] This function initializes IIC of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1. • IIC clock setting > Fast mode : 400kHz • IIC timing setting > Stop and start interval SCL low-level width : 130 × 10 (ns) interval SCL high-level width : 116 × 10 (ns) > Setup cycles Start condition Stop condition Stop condition Start condition Data : 116 × 10 (ns) : 32 × 10 (ns)	34	[(4) Function] This function initializes IIC of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1. • IIC clock setting > Fast mode : 400kHz • IIC timing setting > Stop and start interval SCL low-level width SCL high-level width SCL high-level width > Setup cycles Start condition Stop condition Stop condition Stop condition The IIC select setting "400kHz" is because it in the selected channel. ER_PARAM is returned if the selected channel. 1.0 or 1. 1.0 or 1. 1.0 v Number of PCLK cycles (ns) 1.16 v Number of PCLK cycles (ns)			
	Remark: The IIC clock setting "400kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, see R-IN32M4-CL2 User's Manual: Peripheral Modules.		 Remarks 1. The IIC clock setting "400kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, see R-IN32M4-CL2 User's Manual: Peripheral Modules. 2. The number of PCLK cycles = 10 ns. 			

No.4-5 6.5.5 Confirmation of Received Data (for

Slave) Description modified

	V2.01	V3.00			
Page	Description	Page	Revised Description		
45	[(4) Function]	45	[(4) Function]		
	When the CSI controller is in master mode, ER_ NOTYET (no received data) is always returned because received data is not stored. ER_PARAM is returned if the channel selection argument is not 0 or 1. If the CSI controller is not in Tx mode, ER_INVAL (mode error) is returned.		When the CSI controller is in master mode, ER_ NOTYET (no received data) is always returned because received data is not stored. ER_PARAM is returned if the channel selection argument is not 0 or 1. If the CSI controller is not in Rx mode, ER_INVAL (mode error) is returned.		

No.5-1 3. Specified Parts and Recommended Parts

One zener diode, added

	V1.01				V1.02				
Page		Description	า	Page		Revised Descri	ption		
4	4 [Table 3.1 Recommended Parts]			4	[Table 3.1 Recommended Parts]				
	Product Name	Model Name ^{Note1}	Manufacturer		Product Name	Model Name ^{Note1}	Manufacturer		
	Filter	MCT7050-A401	Sinka Japan Co.,ltd.		Filter	MCT7050-A401	Sinka Japan Co., ltd.		
	RS485 transceiver	SN75ALS181NS	Texas Instruments Japan, Inc.				RS485 transceiver	SN75ALS181NS	Texas Instruments Japan, Inc.
	Zener diode	RD6.2Z	Renesas Electronics.			Zener diode	RD6.2Z	Renesas Electronics.	
						STZU6.2NT146	ROHM Co., Ltd.		
						_			

No.5-2 5. CC-Link Remote Device Station Pins

The function of the IOTENSU pin, Low fixed, was

		V1.0	1			V1.02				
Page	lage Description F					e Revised Description				
6	6 [Table 5.1 Correspondence between CC-Link Remote Device Station Pins and R-IN32M3 Series Pins]		6	[Table 5.1 Correspondence between CC-Link Remote Device Station Pins and R-IN32M3 Series Pins]						
	CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description		CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description	
	IOTENSU	CCS_IOTENSU	P22	Initial setting pin		IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)	
8	[Table 5.2 Correspondence between CC-Link Remote Device Station Pins and R-IN32M4-CL2 Pins]					[Table 5.2 Correspondence between CC-Link Remote Device Station Pins and R-IN32M4-CL2 Pins]				
	CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description		CC-Link Pin Name	R-IN32M4-CL2 Pin	Shared Port	Description	
	IOTENSU	CCS_IOTENSU	P22	Initial setting pin			Name			
						IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)	

No.5-3 6.1 Setting the Number of Occupied Stations

Caution on the IOTENSU pin, modified

	V1.01	V1.02			
Page	Description	Page Revised Description			
9	[6.1 Setting the Number of Occupied Stations] Caution When the IOTENSU terminal is set to "H," the number of I/O points is fixed at 32, regardless of the Number of Occupied Stations setting.	9	[6.1 Setting the Number of Occupied Stations] Caution: Fix the IOTENSU pin to the low level. Setting the pin to the high level is prohibited.		

No.5-4 14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks

Answer updated and items added

		V1.	01		V1.02			
Page			Page					
Page 72	Coni	Circuit Design in General, (3) Questinectors, and Terminal Blocks] Question Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems? We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to	Answer Station number setting is mandatory. This is because if the customer cannot set the station number freely, it may not be possible to configure a system. It is, however, all right to use dip switches or software processing instead of a rotary switch. It is all right to layout the connector as you like.	72 [14 Cc		Question Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems?		
	4	insert and remove the connector.) There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)	There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.		5	We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.) There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)	When no switch is mounted, it is possible to set the station number by connecting the pins of "station number setting switch input terminal" to any general-purpose ports and setting the station number from the general-purpose port by software. After setting the station number, the reset of CC-Link block should be released. It is all right to layout the connector as you like. There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.	