Date: Sep. 7, 2015

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A044A/E	Rev.	1.00
Title	Precaution regarding the LIN communica source of LIN/UART module(RLIN3)	tion clock	Information Category	Technical Notification		
		Lot No.		RL78/F13, F14 User's		
Applicable Product	RL78/F13 Group RL78/F14 Group RL78/F1A Group	-	Reference Document	Hardware Rev.2.00 RL78/F1A User's Manual: Hardware Rev.1.01		

Several conditions are added to the following applied product in the User's Manual.

1-1. Precaution in LIN master mode and LIN slave mode [Fixed baud rate]

There is a possibility that Timeout Error Flag will not set "1" and Interrupt request will not occur even if RLIN3 detect Timeout Error in transmission/reception of a response under the following condition.

- The device does not use CPU/Peripheral Hardware Clock (fclk) for LIN communication clock source.

1-2. Countermeasure

Please select fclk clock for LIN communication clock source.

· LINnMCK bit in LINCKSEL register clear to "0". [n = 0, 1]

2-1. Precaution for LIN master mode, LIN slave mode [Auto baud rate] /[Fixed baud rate], UART mode, LIN self-test mode

There is a case that LIN/UART module (RLIN3) will be unexpected operation $^{\text{Note 1}}$ according to the combination $^{\text{Note 2}}$ of LIN communication clock source and f_{CLK} clock.

- Note 1. Impossible to start transmission/reception, each status flag is not reflected or interrupt don't occur etc.
- Note 2. In the case of f_{CLK} clock is less than 1.2 times of the frequency that is selected as LIN communication clock source.

Unexpected operation does not occur if fclk clock is selected as LIN communication clock.

2-2. Countermeasure

Please select fclk clock as LIN communication clock. Or please select frequency that fclk clock is more than 1.2 times of LIN communication clock source.

- · LINnMCK bit in LINCKSEL register clear to "0". [n = 0, 1]
- · Please select f_{CLK} clock more than 1.2 times of LIN communication clock source in case of not to use Timeout Error detection function.



- 3. User's manual will be revised as below.
 - To add caution (caution 3) to LIN clock select register (LINCKSEL)

Caution 3. In case of LINnMCK is "1" (f_{MX} is selected), please don't use time out error function.

And please select CPU/Peripheral hardware clock (fclk clock) more than 1.2 times of LIN communication clock source.

• To revise clock condition of baud rate generator in each mode (Changes are underlined) [Before revision]

Set LIN communications clock source as follows.

- LIN communications clock source ≤ fclkNote 1
- In the range from 4 MHz to 32 MHz

Note1. If high-speed system clock (fmx) is to be selected as LIN communications clock source, and high speed on-chip oscillator clock (fih) or PLL clock with its source as high-speed on-chip oscillator clock is to be selected as the source of the clock signal for fclk, make sure that the condition (LIN communications clock source) < fclk is satisfied.

[After revision]

Set LIN communications clock source as follows.

- LIN communications clock source = fclkNote 1
- In the range from 4 MHz to 32 MHz

Note1. In case of not to use time out error detection function, LIN communication clock source = fmx is selectable. But in this case, please select CPU/Peripheral hardware clock (fclk) more than 1.2 times of LIN communication clock source.

Date: Sep. 7, 2015

4. Example of combination of LIN communication clock source and f_{CLK} in this precaution Please see below.

In case clock source of f_{CLK} is f_{IH}

	DCK Source of ICLK IS III 2				LIN communication clock source (4MHz~32MHz)						
CPU/Peripheral	f _{CLK} ge	enerative	condition	f _{MX}							
Hardware clock frequency (f _{CLK})	f _{IH}	PLL [multipl	f _{MP} Clock division [Division]	f _{CLK}	20MHz	16MHz	12MHz	10MHz	8MHz	4MHz	
32.00	64	-	2	Α	В	В	В	В	В	В	
16.00	64	-	4	Α	Setting prohibited	Setting prohibited	В	В	В	В	
8.00	64	-	8	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
24.00	48	i	2	Α	C	В	В	В	В	В	
12.00	48	•	4	Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	В	
6.00	48	i	8	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
32.00	32	•	1	Α	В	В	В	В	В	В	
16.00	32	i	2	Α	Setting prohibited	Setting prohibited	В	В	В	В	
8.00	32	ı	4	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
24.00	24	-	1	Α	С	В	В	В	В	В	
12.00	24	-	2	Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	В	
6.00	24	-	4	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
16.00	16	-	1	Α	Setting prohibited	Setting prohibited	В	В	В	В	
8.00	16	-	2	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
12.00	12	-	1	Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	В	
6.00	12	-	2	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
8.00	8	-	1	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
24.00	8		1	Α	С	В	В	В	В	В	
12.00	8			Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	В	
6.00	8		4	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
32.00	8		1	Α	В	В	В	В	В	В	
16.00	8		2	Α	Setting prohibited	Setting prohibited	В	В	В	В	
8.00	8		4	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
24.00	8			Α	С	В	В	В	В	В	
12.00	8			Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	В	
6.00	8			Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	
32.00	8		2	Α	В	В	В	В	В	<u>B</u>	
16.00	8			Α	Setting prohibited	Setting prohibited	В	В	В	В	
8.00	8			Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	<u>B</u>	
12.00	4	3		Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	<u>B</u>	
6.00	4	3		Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	<u>B</u>	
16.00	4	4	1	Α	Setting prohibited	Setting prohibited	В	В	В	<u>B</u>	
8.00	4	4	2	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	<u>B</u>	
24.00	4	6	1	Α	C	B	B	В	В	B	
12.00	4	6		Α	Setting prohibited	Setting prohibited	Setting prohibited	С	В	<u>B</u>	
6.00	4	6		Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	<u>B</u>	
32.00	4	8		Α	В	В	B	<u>B</u>	В	<u>B</u>	
16.00	4	8		Α	Setting prohibited	Setting prohibited	В	В	В	<u>B</u>	
8.00	4	8	4	Α	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	В	

A : Available

B: Available if Time out error function is disabled

C : Setting prohibited

Setting prohibited: This combination have already prohibited in RL78/F13, F14 User's manual hardware Rev.2.00 and RL78/F1A User's manual hardware Rev.1.01. (Current specification)

Date: Sep.7, 2015

In case clock so	Jui ce (וו ו _{CLK} וצ	MX.			la ala a a / 4881	I= - 00MII=\				
CDII/Davimba ::-!	f ~-	noroti	oondition	LINC	LIN communication clock source (4MHz~32MHz)						
CPU/Peripheral f _{CLK} generative condition					f _{MX}						
Hardware clock frequency (fCLK) [MHz]	t _{MX}	PLL	fMP Clock division [Division]	f _{CLK}	20MHz	16MHz	12MHz	10MHz	8MHz	4MHz	
20.00	20	-	1	Α	С	-	-	-	-	-	
10.00	20	-	2	Α	Setting prohibited	-	-	-	-	-	
5.00	20		4	Α	Setting prohibited	-	-	-	-	-	
16.00	16		1	Α	-	С	-	-	-	-	
8.00	16		2	Α	=	Setting prohibited	-	-	-	-	
4.00	16		4	Α	=	Setting prohibited	-	-	=	=	
12.00	12		1	Α	-	-	С	-	-	-	
6.00	12		2	Α	-	-	Setting prohibited	-	-	-	
10.00	10		1	Α	-	-	-	C	-	-	
5.00	10		2	Α	-	-	-	Setting prohibited	-	-	
8.00	8		1	Α	-	-	-	-	C	-	
4.00	8		2	Α	-	-	-	-	Setting prohibited	-	
24.00	8			Α	-	-	-	-	В	-	
12.00	8			Α	-	-	-	-	B Cotting prohibited	-	
6.00	8			Α	-	-	-	-	Setting prohibited	-	
32.00 16.00	8			A	-	- -	-	-	B B	-	
8.00	8			A	-	-	-	-	С		
4.00	8			A					Setting prohibited		
24.00	8			A	<u> </u>	_	_	<u> </u>	В		
12.00	8			Α	_	_	_	_	В	_	
6.00	8			Α	-	_	_	_	Setting prohibited	_	
32.00	8			Α	_	_	_	_	В	_	
16.00	8			Α	_	_	_	_	В	_	
8.00	8			Α	-	-	-	_	C	_	
4.00	8	_		Α	-	-	-	-	Setting prohibited	-	
4.00	4		1	Α	-	-	-	-	-	С	
12.00	4			Α	-	_	-	-	-	В	
6.00	4	3	2	Α	-	-	-	-	-	В	
16.00	4			Α	=	-	-	-	-	В	
8.00	4			Α	-	-	-	-	-	В	
4.00	4			Α	-	-	-	-	-	С	
24.00	4			Α	-	-	-	-	-	В	
12.00	4			Α	-	-	-	-	-	В	
6.00	4			Α	-	-	-	-	-	В	
32.00	4	•		Α	-	-	-	-	-	В	
16.00	4			Α	-	-	-	-	-	В	
8.00	4			Α	-	-	-	-	-	В	
4.00	4	8	8	Α	-	-	-	-	-	С	

A : Available

B: Available if time out error function is disabled

C : Setting prohibited

Setting prohibited: This combination have already prohibited in RL78/F13, F14 User's manual hardware Rev.2.00 and RL78/F1A User's manual hardware Rev.1.01. (Current specification)