RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A714A/E	Rev.	1.00
Title	Omitted Description in Passages on Condition Clearing the TEND, TDRE, and RDRF Bits in Module		Information Category	Technical Notification		
		Lot No.				
Applicable Product	SH7147 Series products	All lots	Reference Document	See below.		
We would like	e to inform you of omissions in the description	s of conditio	ons for clearing t	he TEND, TDRE, and F	RDRF bits	s in the

SSU module of applicable products.

[Corrections]

14.3.5 SS Status Register (SSSR)

[Before change]

Bit	Bit Name	Initial Value	R/W	Description
3	TEND	0	R/W	Transmit End
				[Setting conditions]
				• When the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is cleared to 0 and the TDRE bit is set to 1
				 After the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is set to 1 and the TDRE bit is set to 1
				[Clearing conditions]
				• When writing 0 after reading TEND = 1
				When writing data to SSTDR
2 TDRE	TDRE	1	R/W	Transmit Data Empty
				Indicates whether or not SSTDR contains transmit data.
				[Setting conditions]
				When the TE bit in SSER is 0
				 When data is transferred from SSTDR to SSTRSF and SSTDR is ready to be written to.
				[Clearing conditions]
				• When writing 0 after reading TDRE = 1
				• When writing data to SSTDR with TE = 1
				• When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRB of the DTC is 0



RENESAS TECHNICAL UPDATE TN-SH7-A814A/E

Bit	Bit Name	Initial Value	R/W	Description
1	RDRF	0	R/W	Receive Data Register Full
				Indicates whether or not SSRDR contains receive data.
				[Setting condition]
				 When receive data is transferred from SSTRSR to SSRDR after successful serial data reception
				[Clearing conditions]
				 When writing 0 after reading RDRF = 1
				When reading receive data from SSRDR
				 When the DTC is activated by an SSRXI interrupt and receive data is read into SSRDR while the DISEL bit in MRB of the DTC is 0

[After change]


Bit	Bit Name	Initial Value	R/W	Description
3	TEND	0	R/W	Transmit End
-		-		[Setting conditions]
				When the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is cleared to 0 and the TDRE bit is set to 1
				After the last bit of transmit data is transmitted while the TENDSTS bit in SSCR2 is set to 1 and the TDRE bit is set to 1
				[Clearing conditions]
				When writing 0 after reading $TEND = 1$
				When writing data to SSTDR with FCLRM = 1
				When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRE of the DTC is 0 (unless the transfer counter value of the DTC is H'0000)*
2	TDRE	1	R/W	Transmit Data Empty
				Indicates whether or not SSTDR contains transmit data.
				[Setting conditions]
				When the TE bit in SSER is 0
				When data is transferred from SSTDR to SSTRSR and SSTDR is ready to be written to.
				[Clearing conditions]
				When writing 0 after reading $TDRE = 1$
				When writing data to SSTDR with TE = 1 and FCLRM = 1
				When the DTC is activated by an SSTXI interrupt and transmit data is written to SSTDR while the DISEL bit in MRE of the DTC is 0 (unless the transfer counter value of the DTC is H'0000)*




RENESAS TECHNICAL UPDATE TN-SH7-A814A/E

-	Bit Name	Initial Value	R/W	Description	
г		0	R/W	Receive Data Register Full	
		0	FX/ V V	Indicates whether or not SSRDR contains receive data.	
				[Setting condition]	
				When receive data is transferred from SSTRSR to SSRDR after successful serial data reception	
				[Clearing conditions]	
				When writing 0 after reading RDRF = 1	
				When reading receive data from SSRDR with FCLRM = 1	
				When the DTC is activated by an SSRXI interrupt and receive data is read into SSRDR while the DISEL bit in MRB of the DTC is 0 (unless the transfer counter value of the DTC is H'0000)*	
ote: *	When	using the D	TC transfe	r, be sure to set the FCLRM bit to 0.	
		uonig tilo D			
efore cha	ange]				
		(Oto # -	etting initial va		
	[Clear TE a	nd RE bits in \$	SER to 0 [1] Make appropriate settings in the PFC for the external pins to be	leed
	[1]		external pins SSI, SSO, and		
				[3] Selects synchronous serial communication mode and	
	[2]	Specify MSS, and CS	BIDE, SOL, S SS0 bits in SS	CKS, CSS1, specify transmit/receive data length.	
	r			clock phase selection, and transfer clock rate selection.	
	[3]		VIS in SSCRH ts DATS1 and	DATS0 [5] Specify timing of TEND bit setting, SCS pin assertion, and data	
				output on the SSO pin.	
	[4]		S, CPOS, CPI d CKS0 bits i		
	r				
	[5]	TENDSTS,	Specify bits SCSATS, and in SSCR2	SSODTS	
	L			_	
	[6]	Specify bits and CELE i	TE, RE, TEIE n SSER simul	, TIE, RIE,	
	L				
			End		









[After change]

