RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A018	A/E	Rev.	1.00	
Title	Notification of R-IN32M3 Series User's I R-IN32M3-EC (Rev.4.00 to Rev.4.01) Revised contents: Corrections and new	Manual: functions	Information Category	Information Category			
		Lot No.		D IN22M2 Soria	o Hoor'o I	Monuali	
Applicable Product	See following	All lots	Reference Document	R-IN32M3 Serie R-IN32M3-EC Rev. 4.01 (R18UZ0003EJ	0401)	Manual.	

R-IN32M3 Series User's Manual: R-IN32M3-EC Rev. 4.01 (R18UZ0003EJ0401) has been released on Renesas website. This technical update follows revision 4.00 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below. Please take note that items marked with "*note" may have severe impact on the specification and limitation of corresponding devices.

1 Applicable Product

Product Type	Model Marking	Product Code
	MC 10297E1	MC-10287F1-HN4-A
	WIC-10207F1	MC-10287F1-HN4-M1-A
R-IN32W3-EC	MC 10297PE1	MC-10287BF1-HN4-A
	MC-10207 BF1	MC-10287BF1-HN4-M1-A
	D60510E1	UPD60510F1-HN4-A
D INISOMO CI	DOUSTOFT	UPD60510F1-HN4-M1-A
R-IN32IVI3-GL	D60510DE1	UPD60510BF1-HN4-A
		UPD60510BF1-HN4-M1-A

2 Documentation Updates

No	Applicable Item (Rev. 4.01 Section)	Applicable Page (Rev. 4.01)	Contents
1	2.1.2 EtherCAT Slave Controller Pins	9	Error correction
2	2.1.5 Port Pins and Real-Time Port Pins	15	Error correction
3	2.1.14 CC-Link Pins (Intelligent Device Station)	20	Complement
4	2.1.16 System Pins	22	Expression alignment
5	4.2 List of Interrupts, Table 4.1 (2/4)	47	Expression alignment
6	4.2 List of Interrupts, Table 4.1 (3/4), (4/4)	48-49	New function
7	5. Peripheral Modules	50	Expression alignment
8	6.3 Interrupt and I/O Signals, Table 6.3	53	Error correction
9	6.6.3 EtherCAT Reset Register (CATRESET)	65	Complement
10	6.11.1 AL Control Register (AL_CONTROL)	79	New function
11	6.11.2 AL Status Register (AL_STATUS)	80	New function
12	6.12.3 PDI Configuration Register (PDI_CNFIG)	85	Error correction
13	6.22 Reset circuit *note	142-143	Complement
14	7.2.4 Fast Link-Loss Detection Function	150	Error correction
15	7.3.1 Hardware Power-Down mode *note	151	Complement
16	7.4 MII Management Registers in Ethernet PHY	153	Complement
17	7.4.1 Register 0 – Control Register to 7.4.24 Register 31 – PHY Special Control/Status Register	154-176	Error correction
18	7.5.3 Ethernet PHY Power-Up Status Register (PHYPUS)	179	Complement
19	7.6 LED signal	180	Complement



No.1 2.1.2 EtherCAT Slave Controller Pins

Active level of CATRESTOUT modified

			V4.00					V4.01							
Page			Description	1			Page	Description							
9	[2.1.2 EtherC/	AT Slav	e Controller Pins]				9	[2.1.2 EtherC	AT Slav	e Controller Pins]					
	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset		Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset		
	CATRESTOUT	0	EtherCAT PHY RESETOUT	P56	-	Hi-Z (High)		CATRESTOUT	0	EtherCAT PHY RESETOUT	P56	High	Hi-Z (High)		

No.2 2.1.5 Port Pins and Real-Time Port Pins

Mode 2 of P73 pin modified

	V4.00											V4.01	1		
Page				Des	scription			Page	e Description						
15	[2.1.5]	Port Pins a	and Real-T	ime Port Pins]			(3/4)	15	[2.1.5]	Port Pins	and Real-T	ime Port Pins]			(3/4)
		Pin Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during & after Reset			Pin Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during & after Reset
	P7	P73	CSICS11	P0SPEED10LED	CCS_STATION_NO_3 / CCM_SNIN3	-	Hi-Z		P7	P73	CSICS11	P0SPEED10LEDZ	CCS_STATION_NO_3 CCM_SNIN3	-	Hi-Z

No.3 2.1.14 CC-Link Pins (Intelligent Device Station)

Description for the CCM_MDIN0-3 signals modified.

			V4.00				V4.01							
Page			Description				Page	Page Description						
20	[2.1.14 CC-Link	Pins (Int	telligent Device Station)]				20	[2.1.14 CC-Link	Pins (In	telligent Device Station)]				
	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset		Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset	
	CCM_LINKERRZ	0	Link error LED control output	P20	Low	Hi-Z		CCM_LINKERRZ	0	Link error LED control output	P20	Low	Hi-Z	
	CCM_ERRZ	0	Error LED control output	P21	Low			CCM_ERRZ	0	Error LED control output	P21	Low		
	CCM_RUNZ	0	Run LED control output	P26	Low			CCM_RUNZ	0	Run LED control output	P26	Low		
	CCM_MDIN0- CCM_MDIN3	I	Mode setting switch input	P62-P65	—			CCM_MDIN0- CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	-		
	CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-			CCM_SNIN0- CCM_SNIN7	1	Station no. setting switch input	P70-P77	—		



No.4 2.1.16 System Pins Function of PONRZ modified

			V4.00						V4.01		
Page			Description			Page			Description		
22	[2.1.16 System P	'ins]				22	[2.1.16 System P	ins]			
	Pin Name	I/O	Function	Active	Level during & after Reset		Pin Name	I/O	Function	Active	Level during & after Reset
	PONRZ	1	Internal RAM power on reset input	Low	-		PONRZ	1	Power on reset input	Low	-

No.5 4.2 List of Interrupts

Exception No.54 INTETHSW: Interrupt source name changed

	V4.00									V4.01							
Page	ge Description									Ige Description							
47	[4.2 List of Interrupts] [Table 4.1 List of Interrupts] (2/4)								47	[4.2 List [Table 4.7	of Interrupts] 1 List of Interrup	ts]					(2/4)
	Exception No.	Name	Interrupt Source	NVIC	Co HW- RTOS	DMAC	to Real Time Port	Timer		Exception No.	Name	Interrupt Source	NVIC	Co HW- RTOS	DMAC	to Real Time Port	Timer
	54	INTETHSW	Ether SWITCH interrupt	0	0	0	0	0		54	INTETHSW	Ether SWITCH Timer interrupt <r></r>	0	0	0	0	0



No.6 4.2 List of Interrupts

ECC error interrupts are added to exception numbers 115 to 120 of Table 4.1.

			V4.00						V4.01								
Page			Description						Page			Description					
48-49	[4.2 List [Table 4.7	of Interrupts] 1 List of Interrup	its]					(3/4)	48-49	[4.2 List [Table 4.1	of Interrupts] 1 List of Interrupt	s]					(3/4)
	Evention				Co	onnected	to			Evention				Co	onnected	to	
	No.	Name	Interrupt Source	NVIC	HW- RTOS	DMAC	Real Time Port	Timer		No.	Name	Interrupt Source	NVIC	HW- RTOS	DMAC	Real Time Port	Timer
	113	_	Reserved	—	-	-	_	-		113	—	Reserve	-	-	-	-	—
	114	—	Reserved	_	-	—	_	-		114	—	Reserve	-	_	-	-	—
	115	_	Reserved	-	-	-	-	-		115	IRAMECCSEC	Internal instruction RAM 1-bit ECC error correction interrupt	~	—	—	-	-
	116	—	Reserved	—	-	-	_	-		116	DRAMECCSEC	Data RAM 1-bit ECC error correction interrupt	~		-	-	—
	117	_	Reserved	—	-	-	_	-		117	BRAMECCSEC	Buffer RAM 1-bit ECC error correction interrupt	\checkmark	_	-	—	—
	118	_	Reserved	-	-	-	—	—		118	IRAMECCDED	Internal instruction RAM 2-bit ECC error detection interrupt	~	—	—	—	—
	119		Reserved	_	_	_	_	-		119	DRAMECCDED	Data RAM 2-bit ECC error detection interrupt	~		-	-	—
			1	_				(4/4)									(4/4)
	Exception				Co	onnected	to			E uropeiten				Co	onnected	to	
	No.	Name	Interrupt Source	NVIC	HW- RTOS	DMAC	Real Time Port	Timer		No.	Name	Interrupt Source	NVIC	HW- RTOS	DMAC	Real Time Port	Timer
	120	_	Reserved	_	-	_	_	-		120	BRAMECCDED	Buffer RAM 2-bit ECC error detection interrupt	1	_	—	_	—
			•	-			•	·			1	1	I	I	I	I	



No.7 5. Peripheral Modules

Expressions of peripheral functions are unified to that in the User's Manual (Peripheral Modules).

	V4.00		V4.01
Page	Description	Page	Description
50	 [5. Peripheral Modules] Clock function CPU Bus structure Hardware real-time OS Asynchronous SRAM memory controller Synchronous burst access memory controller Serial flash ROM memory controller DMA function Timer array unit J (TAUJ) Window watchdog timer A (WDTA) Asynchronous serial interface J (UARTJ) Clocked serial interface H (CSIH) I2C BUS (IICB) CAN controller (FCN) CC-Link (Intelligent device station) Other interface control Debug function 	50	 [5. Peripheral Modules] Clock function/Reset function CPU/Internal RAM Bus structure Hardware real-time OS Gigabit Ethernet interface Asynchronous SRAM memory controller Synchronous burst access memory controller External MCU interface Serial flash ROM memory controller DMA function Timer array unit J (TAUJ2) Window watchdog timer A (WDTA) Asynchronous serial interface H (CSIH) I2C BUS (IICB) CAN controller (FCN) CC-Link (Intelligent device station, Remote device station) System registers (APB peripheral register area) Debug function

<u>No.8</u> 6.3 Interrupt and I/O Signals Active level of CATRESTOUT modified

		V4.00						V4.01			
		Description			Page			Description			
[6.3 Interrupt a	nd I/O Sig	inals]			53	[6.3 Interrupt an	nd I/O Sig	jnals]			
Pin Name	1/0	Function	Shared Port	Active		Pin Name	1/0	Function	Shared Port	Activo	1
CATRESTOUT	0	EtherCAT PHY RESETOUT	P56	-		CATRESTOUT	0	EtherCAT PHY RESETOUT	P56	High	
	[6.3 Interrupt ar Pin Name CATRESTOUT	Pin Name I/O CATRESTOUT O	V4.00 Description [6.3 Interrupt and I/O Signals] Pin Name I/O Function CATRESTOUT O EtherCAT PHY RESETOUT	V4.00 Description [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port CATRESTOUT O EtherCAT PHY RESETOUT P56	V4.00 Description [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port Active CATRESTOUT O EtherCAT PHY RESETOUT P56 -	V4.00 Page Description Page [6.3 Interrupt and I/O Signals] 53 Pin Name I/O EtherCAT PHY RESETOUT P56	V4.00 Page Description Page [6.3 Interrupt and I/O Signals] 53 [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port Active CATRESTOUT O EtherCAT PHY RESETOUT P56 O	V4.00 Page Description Page [6.3 Interrupt and I/O Signals] 53 [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port Active CATRESTOUT O EtherCAT PHY RESETOUT P56 - Pin Name I/O	V4.00 V4.01 Description Page Description [6.3 Interrupt and I/O Signals] 53 [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port Active CATRESTOUT O EtherCAT PHY RESETOUT P56 -	V4.00 V4.01 Description Page Description [6.3 Interrupt and I/O Signals] 53 [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port Active Pin Name I/O Function Shared Port Active Pin Name I/O Function Shared Port CATRESTOUT O EtherCAT PHY RESETOUT P56 -	V4.00 V4.01 Description Page Description [6.3 Interrupt and I/O Signals] 53 [6.3 Interrupt and I/O Signals] Pin Name I/O Function Shared Port Active CATRESTOUT O EtherCAT PHY RESETOUT P56 O



No.9 6.6.3 EtherCAT Reset Register (CATRESET)

Caution 2 modified

	V4.00		V4.01
Page	Description	Page	Description
65	[6.6.3 EtherCAT Reset Register (CATRESET)]	65	[6.6.3 EtherCAT Reset Register (CATRESET)]
	Caution 2. Release the reset after securing the time to satisfy reset width to EtherPHY by software in case of resetting EtherCAT again.		Caution 2. Control this register after securing the time to satisfy reset width to EtherPHY by software in case of resetting EtherCAT. For detail, see section 6.22, Reset Circuit <r>.</r>

No.10 6.11.1 AL Control Register (AL CONTROL) Device Identification Request added into bit5

1.00		V4.01	
Description	Page	Description	
Description (a.1.1 AL Control Register (AL_CONTROL)] AL_CONTROL 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address Initial Value AL_CONTROL 0	79	Description (6.11.1 AL Control Register (AL_CONTROL)] Image: transmission of the device state machine. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address Initial Value AL_CONTROL 0<	
		8: Operational state request	
	Description (6.11.1 AL Control Register (AL_CONTROL)] AL_CONTROL 0 Address Initial Address Initial AL_CONTROL O O O O O Address Initial Address Initial Address Initial Address Initial Address Initial Address Initial Volspan="2">Control Address Initial Address Initial Address Initial Control Address Initial Control O O O O O O O O O O O O O <th c<="" th=""><th>Description Page [6.11.1 AL Control Register (AL_CONTROL)] 79 Image: transmission of the state of</th></th>	<th>Description Page [6.11.1 AL Control Register (AL_CONTROL)] 79 Image: transmission of the state of</th>	Description Page [6.11.1 AL Control Register (AL_CONTROL)] 79 Image: transmission of the state of



No.11 6.11.2 AL Status Register (AL_STATUS)

Device Identification Status added into bit5, Write from PDI added





<u>No.12</u> 6.12.3 PDI Configuration Register (PDI_CONFIG) Value indicated by ONCHIPBUS modified ($100 \rightarrow 010$).

	V4.00															١	/4.01						
Page	Description										Page	Page Description											
85	[6.12.3 PDI C	Configuration	Regist	ter (PDI		FIG)]					85	[6	.12.3 PDI C	onfigu	ration	Regist	ter (PD		IFIG)]				
		7 6	5	4	3	2	1	0	Address	Initial Value				7	6	5	4	3	2	1	0	Address	Initial Value
				Τ]														
	PDI_CONFIG	ONCHIPE	BUS		ON	CHIPBUS	CLK		400E 0150H	44H			PDI_CONFIG	0	ONCHIPE	BUS		10	ICHIPBUS	SCLK		400E 0150H	44H
													FCAT		Б			Р	Р	D			
	ECAT	R R	R	R	R	R	R	R					PDI	r. D	Б	г. D	Б	r. D	г. Б	Б	Б		
	PDI	R R	R	R	R	R	R	R					101	ĸ	ĸ	ĸ	ĸ	ĸ	ĸ	ĸ	ĸ		
			1										Bit	Bit N	lame					Descripti	on		
	Bit	Bit Name				C	Descriptio	n					Position										
	7 to 5		Those bi	ite in die ste	the type i	af an ahin	bus The	aa hita ah	wave indicate 100	in this I SI			7 to 5	ONCHIP	BUS	These bi	ts indicate	e the type	of on-chi	ip bus. Th	ese bits al	ways indicate 010) in this LSI.
	110 5		These bi				, mus. rine.									<r></r>							
	4 to 0	ONCHIPBUSCLK	this I SI	ts indicate	the on-ch	np bus clo	ock. These	e bits alwa	ays indicate 4 (10	U MHz) IN			4 to 0	ONCHIP	BUSCLK	These bi	ts indicate	e the on-c	hip bus c	lock. The	se bits alw	ays indicate 4 (10	00 MHz) in
																this LSI.							

No.13 6.22 Reset circuit

Explanation of reset circuit around ESC added

	V4.00	V4.01					
Page	Description	Page	Description				
-	(No entry)	142- 143	[6.22 Reset circuit] Newly added				



No.14 7.2.4 Fast Link-Loss Detection Function

Explanation of error count method modified

	V4.00	V4.01				
Page	Description	Page	Description			
149	[7.2.4 Fast Link-Loss Detection Function]	150	[7.2.4 Fast Link-Loss Detection Function]			
	 In the IDLE state when communication is not performed, count the error judged as bit error when received symbol is other than J which means the start of IDLE symbol or frame delimiter. When the communication is performed, count the error judged as bit error when received symbol is other than 32 kinds of symbols. 		 In the IDLE state when communication is not performed, count the error judged as bit error when received symbol is other than IDLE symbol or J symbol which means the start of frame. Error count is only one when continuous error symbols without normal symbols are received. When the communication is performed, count the error judged as bit error when received symbol is other than data code group, IDLE code group or control code group in 32 kinds of symbols. Error count is up whenever error symbol is received. 			

No.15 7.3.1 Hardware Power-Down Mode

Minimum reset time added

	V4.00	V4.01				
Page	Description	Page	Description			
150	[7.3.1 Hardware Power-Down Mode] The operation is shifted to hardware power-down mode by setting 1 to bit 2 (P0PHYEN) or bit 5 (P1PHYEN) in the Ethernet PHY operation mode control register (PHYMD). The Ethernet PHY does not work at all in hardware power-down mode and MII management registers cannot be accessed. The power consumption of the port will be almost 0. To wake up from the hardware power-down mode, set 0 to bit 2 (P0PHYEN) or bit 5 (P1PHYEN) in the Ethernet PHY operation mode control register (PHYMD). When returning from the hardware power-down mode, both analog and digital circuits are initialized by the Ethernet PHY and so are MII management registers.	151	[7.3.1 Hardware Power-Down Mode] The operation is shifted to hardware power-down mode by setting 1 to bit 2 (P0PHYEN) or bit 5 (P1PHYEN) in the Ethernet PHY operation mode control register (PHYMD). The Ethernet PHY does not work at all in hardware power-down mode and MII management registers cannot be accessed. The power consumption of the port will be almost 0. To wake up from the hardware power-down mode, set 0 to bit 2 (P0PHYEN) or bit 5 (P1PHYEN) in the Ethernet PHY operation mode control register (PHYMD). When returning from the hardware power-down mode, both analog and digital circuits are initialized by the Ethernet PHY and so are MII management registers. Hardware power-down mode must be kept for more than 100us.			



No.16 7.4 MII Management Registers in Ethernet PHY

Explanation about the symbols below bit name of registers added

	V4.00	V4.01					
Page	Description	Page	Description				
151	[7.4 MII Management Registers in Ethernet PHY] (No entry)	153	[7.4 Mll Management Registers in Ethernet PHY] Symbols except R and W below bit names in each register section mean the following. SC : Self clearing after process completion LL : Latching low level, clear on read of register LH : Latching high level, clear on read of register NASR : Not initialized by software power-down mode				

No.17 7.4.1 Register 0 – Control Register to 7.4.24 Register 31 – PHY Special Control/Status Register

Description changed PHY Address to Register Address

		V4.00			V4.01
Page		Description	Page		Description
152- 174	[7.4.1 R Registe	Register 0 – Control Register to 7.4.24 Register 31 – PHY Special Control/Status er]	154- 176	[7.4.1 Re Register	Register 0 – Control Register to 7.4.24 Register 31 – PHY Special Control/Statu ter]
		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 <r></r>
	MR0	PHY Address 00H 00H 00H Initial Value 1000H 00H 1000H 1000H 1000H 1000H		MRO	Register Address Register Address 00H Initial Value 1000H 00H Initial Value 1000H 00H Initial Value 1000H
		SC SC SC			KW/KW KW KW KW KW KW K K K K K K K SC SC



No.18 7.5.3 Ethernet PHY Power-Up Status Register (PHYPUS)

Time for bits to be cleared added

	V4.00	V4.01			
Page	Description	Page	Description		
177	[7.5.3 Ethernet PHY Power-Up Status Register (PHYPUS)] PHYPUS is used to confirm the power-up state of the built-in Ethernet PHY. This register is readable only in 32 bits.	179	[7.5.3 Ethernet PHY Power-Up Status Register (PHYPUS)] PHYPUS is used to confirm the power-up state of the built-in Ethernet PHY. This register is readable only in 32 bits. When hardware power-down mode is released, bit1 and/or bit0 are cleared around 5.2ms later.		

No.19 7.6 LED signal

Explanation of LED signal added

	V4.00	V4.01					
Page	Description	Page	Description				
-	(No entry)	180	[7.6 LED signal]				

