RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-ÜZ*-Œ€FÎ A/E	Rev.	1.00
Title	Limitation of changing PLL0 multiplication ratio for CPG of RZ/G Series		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RZ/G Series, RZ/G1H	All lots	Reference Document	RZ/G Series User's Manual: Hardware Rev.1.00		
This technica	al update describes the limitation of the RZ/G1	Н.				
[Summary]						
	ow the procedure defined in this document who	en changing	PLL0 multiplica	tion ratio.		
[Products]						
RZ/G1H						
[Note]						
This is a lir	mitation for the RZ/G1H.					
When char	nging PLL0 multiplication ratio, please follow th	e procedure	e defined in the [Description].		
[Description]						
1. Set ZFC[4:0] (bit 12-8) and bit 4-0 (Reserved bits) in FR	QCRC to B'	1 1111 respectiv	vely.		
Don't cha	nge the other bits (Read-modify-write).					
	(bit 31) in FRQCRB to 1.					
	inge the other bits (Read-modify-write).					
	CK in FRQCRB and confirm that the bit is clear		-			
	QCRB repeatedly until 0 can be read from KIC		В.			
-	6:0] (bit 30-24) in PLL0CR to the desired value					
	inge the other bits (Read-modify-write). d confirm that PLL0ST (bit 8) in PLLECR is equ	ual to 1				
	e number that 1 can be read from the bit.					
	e number reaches to ten, this operation for wait	ing can be f	inished Go to th	ne next sten		
	4:0] (bit 12-8) in FRQCRC to the desired value	-		-	n FRQCI	RC to
B'0 0000.		(,	,		
	nge the other bits (Read-modify-write).					
	(bit 31) in FRQCRB to 1.					



Note: The frequency of not only $Z\phi$ but also $Z2\phi$ is decreased during this procedure.

Finally, the description above should be added as new section, 7.8 Usage Notes in "7.CPG" of RZ/G Series User's Manual.

- End of document -

